Datasheet4U Logo Datasheet4U.com

ICS650-40A - ETHERNET SWITCH CLOCK SOURCE

General Description

The ICS650-40A is a clock chip designed for use as a core clock in Ethernet Switch applications.

Using IDT’s patented Phase-Locked Loop (PLL) techniques, the device takes a 25 MHz crystal input and produces various output clock frequencies as listed in Output Select Table.

Key Features

  • Packaged in 16-pin TSSOP.
  • Operating voltage of 3.3 V.
  • Low power consumption.
  • Input frequency of 25 MHz.
  • Low long-term jitter.
  • Separate supply voltage for clock outputs (2.5 / 3.3 V clock outputs).
  • OE control capability Block Diagram VDD 2 VDDOA VDDOB S1:S0 2 Control Logic Phase Lock Loop X1/ICLK 25 MHz crystal or clock X2 Clock Buffer/ Crystal Oscillator Optional tuning crystal capacitors 4 GND OE CLKB CLKA CLKA IDT™ /.

📥 Download Datasheet

Datasheet Details

Part number ICS650-40A
Manufacturer Renesas
File Size 323.80 KB
Description ETHERNET SWITCH CLOCK SOURCE
Datasheet download datasheet ICS650-40A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS650-40 ETHERNET SWITCH CLOCK SOURCE Integrated Circuit Systems
ICS650-41 SPREAD SPECTRUM CLOCK SYNTHESIZER IDT
ICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER IDT
ICS650-47 Spread Spectrum Clock Synthesizer Integrated Circuit Systems
ICS650-01B System Peripheral Clock Source Integrated Circuit Systems

Other Datasheets by Renesas

Part Number Description
ICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER
ICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE
ICS650-07C NETWORKING CLOCK SOURCE
ICS650-14 NETWORKING SYSTEM CLOCK
ICS650-21 SYSTEM PERIPHERAL CLOCK SOURCE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ETHERNET SWITCH CLOCK SOURCE DATASHEET ICS650-40A Description The ICS650-40A is a clock chip designed for use as a core clock in Ethernet Switch applications. Using IDT’s patented Phase-Locked Loop (PLL) techniques, the device takes a 25 MHz crystal input and produces various output clock frequencies as listed in Output Select Table. Features • Packaged in 16-pin TSSOP • Operating voltage of 3.3 V • Low power consumption • Input frequency of 25 MHz • Low long-term jitter • Separate supply voltage for clock outputs (2.5 / 3.