Datasheet4U Logo Datasheet4U.com

ICS670-01 - LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER

General Description

The ICS670-01 is a high-speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT’s proprietary analog/digital Phase Locked Loop (PLL) techniques.

The zero delay feature means that the rising edge of the input clock aligns with the rising edges of the outputs.

Key Features

  • Packaged in 16-pin SOIC.
  • Pb (lead) free package, RoHS compliant.
  • Clock inputs from 5 to 160 MHz (see page 2).
  • Patented PLL with low phase noise.
  • Output clocks up to 160 MHz at 3.3 V.
  • 15 selectable on-chip multipliers.
  • Power down mode available.
  • Low phase noise: -124 dBc/Hz at 10 kHz.
  • Output enable function tri-states outputs.
  • Low jitter.
  • 15 ps one sigma.
  • Full swing CMOS outputs with 25 mA d.

📥 Download Datasheet

Datasheet Details

Part number ICS670-01
Manufacturer Renesas
File Size 210.86 KB
Description LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER
Datasheet download datasheet ICS670-01 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS670-01 LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER IDT
ICS670-02 LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER IDT
ICS670-03 LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER IDT
ICS670-04 LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER IDT
ICS671-06 Low Skew Buffer Integrated Circuit Systems

Other Datasheets by Renesas

Part Number Description
ICS670-03 LOW PHASE NOISE ZERO-DELAY BUFFER/MULTIPLIER
ICS671-01 ZERO DELAY LOW SKEW BUFFER/MULTIPLIER
ICS671-03 LOW SKEW BUFFER
ICS672-01 QUADRACLOCK QUADRATURE DELAY BUFFER
ICS672-02 QUADRACLOCK QUADRATURE DELAY BUFFER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER DATASHEET ICS670-01 Description The ICS670-01 is a high-speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT’s proprietary analog/digital Phase Locked Loop (PLL) techniques. The zero delay feature means that the rising edge of the input clock aligns with the rising edges of the outputs. There are two identical outputs on the chip. FBCLK should be connected to FBIN. Each output has its own output enable pin. The ICS670-01 is ideal for synchronizing outputs in a large variety of systems, from personal computers to data communications to video. By allowing off-chip feedback paths, the ICS670-01 can eliminate the delay through other devices. The 15 different on-chip multipliers work in a variety of applications.