Datasheet4U Logo Datasheet4U.com

ICS83940DI - LVCMOS/LVTTL Fanout Buffer

Key Features

  • The ICS83940DI is a low skew, 1 to 18 LVPECL to LVCMOS/LVTTL fanout buffer. The ICS83940DI has two selectable clock inputs. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The LVCMOS_CLK can accept LVCMOS or LVTTL input levels. The low impedance LVCMOS/LVTTL outputs are designed to drive 50 series or parallel terminated transmission lines. The ICS83940DI is characterized at full 3.3V and 2.5V or mixed 3.3V core, 2.5V output operating supply modes. Guaranteed output and part-.

📥 Download Datasheet

Datasheet Details

Part number ICS83940DI
Manufacturer Renesas
File Size 549.51 KB
Description LVCMOS/LVTTL Fanout Buffer
Datasheet download datasheet ICS83940DI Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Low Skew, 1 to 18 LVPECL to LVCMOS/LVTTL Fanout Buffer PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017 (83940DKILF) ICS83940DI Datasheet General Description Features The ICS83940DI is a low skew, 1 to 18 LVPECL to LVCMOS/LVTTL fanout buffer. The ICS83940DI has two selectable clock inputs. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The LVCMOS_CLK can accept LVCMOS or LVTTL input levels. The low impedance LVCMOS/LVTTL outputs are designed to drive 50 series or parallel terminated transmission lines. The ICS83940DI is characterized at full 3.3V and 2.5V or mixed 3.3V core, 2.5V output operating supply modes.