ICS95V857C Description
/.
ICS95V857C Key Features
- Low skew, low jitter PLL clock driver
- 1 to 10 differential clock distribution (SSTL_2)
- Feedback pins for input to output synchronization
- PD# for power management
- Spread Spectrum-tolerant inputs
- Auto PD when input signal removed
- Meets PC3200 Class A+ specification for DDR-I 400
- Covers all DDRI speed grades
- CYCLE jitter: <50ps
- OUTPUT