IDT5V2305 Datasheet PDF - Renesas HIGH PERFORMANCE CLOCK BUFFER Specs

IDT5V2305 - HIGH PERFORMANCE CLOCK BUFFER

Datasheet Summary

Description

The IDT5V2305 is a high performance, low skew clock buffer that operates up to 200MHz.

One bank of five outputs provides low skew copies of CLK.

Through the use of control pin G, the outputs of bank Y(0:4) can be placed in a low state regardless of CLK input.

Features

High performance 1:5 clock driver for general purpose.

Datasheet Details

Part number	IDT5V2305
Manufacturer	Renesas
File Size	284.56 KB
Description	HIGH PERFORMANCE CLOCK BUFFER
Datasheet	IDT5V2305 Datasheet
Additional preview pages of the IDT5V2305 datasheet.

📁 Similar Datasheet

IDT5V2305 - 2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER (Integrated Device)

IDT5V2310 - 2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER (Integrated Device Technology)

IDT5V2528 - 2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER (Integrated Device)

IDT5V2528A - 2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER (Integrated Device)

IDT5V40501 - PLL CLOCK MULTIPLIER (IDT)

IDT5V41065 - 2 OUTPUT PCIE GEN1/2 SYNTHESIZER (IDT)

IDT5V41066 - 4 OUTPUT PCIE GEN1/2 SYNTHESIZER (IDT)

IDT5V5218 - Dual Channel Type-1/Type-2 M-LVDS to LVTTL/LVPECL/LVDS Transceiver (IDT)

IDT5V926 - SINGLE OUTPUT CLOCK GENERATOR (Integrated Device)

IDT5V927 - Quad Output Clock Generator (IDT)

Full PDF Text Transcription

Click to expand full text

IDT5V2305 2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER 2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER INDUSTRIALTEMPERATURERANGE IDT5V2305 FEATURES: • High performance 1:5 clock driver for general purpose applications • Operates up to 170MHz at VDD = 2.5V • Operates up to 200MHz at VDD = 3.3V • Pin-to-pin skew < 75ps at 3.3V operation • VDD range: 2.3V to 3.6V • Output enable glitch suppression • Available in TSSOP and VFQFPN packages DESCRIPTION: The IDT5V2305 is a high performance, low skew clock buffer that operates up to 200MHz. One bank of five outputs provides low skew copies of CLK. Through the use of control pin G, the outputs of bank Y(0:4) can be placed in a low state regardless of CLK input. The device operates in 2.5V and 3.3V environments.

Published: May 8, 2020 |