Datasheet4U Logo Datasheet4U.com

IDT72205LB - CMOS SyncFIFO

Datasheet Summary

Description

write controls.

Features

  • 256 x 18-bit organization array (IDT72205LB).
  • 512 x 18-bit organization array (IDT72215LB).
  • 1,024 x 18-bit organization array (IDT72225LB).
  • 2,048 x 18-bit organization array (IDT72235LB).
  • 4,096 x 18-bit organization array (IDT72245LB).
  • 10 ns read/write cycle time.
  • Empy and Full flags signal FIFO status.
  • Easy expandable in depth and width.
  • Asynchronous or coincident read and write clocks.
  • Programmable Almo.

📥 Download Datasheet

Datasheet preview – IDT72205LB

Datasheet Details

Part number IDT72205LB
Manufacturer Renesas
File Size 274.85 KB
Description CMOS SyncFIFO
Datasheet download datasheet IDT72205LB Datasheet
Additional preview pages of the IDT72205LB datasheet.

📁 Similar Datasheet

  • IDT72205LB - FIFO memories (IDT)
  • IDT72200 - FIFO memories (Integrated Device Technology)
  • IDT72201 - FIFO memories (Integrated Device Technology)
  • IDT72210 - FIFO memories (Integrated Device Technology)
  • IDT72211 - FIFO memories (Integrated Device Technology)
  • IDT72215LB - FIFO memories (IDT)
  • IDT72220 - FIFO memories (Integrated Device Technology)
  • IDT72221 - FIFO memories (Integrated Device Technology)
  • IDT72225LB - FIFO memories (IDT)
  • IDT72230 - FIFO memories (Integrated Device Technology)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
CMOS SyncFIFOTM 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18 IDT72205LB, IDT72215LB, IDT72225LB, IDT72235LB, IDT72245LB LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018 FEATURES: • 256 x 18-bit organization array (IDT72205LB) • 512 x 18-bit organization array (IDT72215LB) • 1,024 x 18-bit organization array (IDT72225LB) • 2,048 x 18-bit organization array (IDT72235LB) • 4,096 x 18-bit organization array (IDT72245LB) • 10 ns read/write cycle time • Empy and Full flags signal FIFO status • Easy expandable in depth and width • Asynchronous or coincident read and write clocks • Programmable Almost-Empty and Almost-Full flags with default settings • Half-Full flag capability • Dual-Port zero fall-through time architecture • Output enable puts output d
Published: |