Datasheet4U Logo Datasheet4U.com

IDT72V90823 - 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH

Description

The IDT72V90823 is a non-blocking digital switch that has a capacity of 2,048 x 2,048 channels at a serial bit rate of 8.192 Mb/s, 1,024 x 1,024 channels at 4.096 Mb/s and 512 x 512 channels at 2.048 Mb/s.

Features

  • 2,048 x 2,048 channel non-blocking switching at 8.192 Mb/s.
  • Per-channel variable or constant throughput delay.
  • Automatic identification of ST-BUS®/GCI interfaces.
  • Accept streams of 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s.
  • Automatic frame offset delay measurement.
  • Per-stream frame delay offset programming.
  • Per-channel high impedance output control.
  • Per-channel Processor Mode.
  • Control interface compatible to Intel/Moto.

📥 Download Datasheet

Datasheet Details

Part number IDT72V90823
Manufacturer Renesas
File Size 914.69 KB
Description 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
Datasheet download datasheet IDT72V90823 Datasheet

📁 Similar Datasheet

  • IDT72V90823 - 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH (IDT)
  • IDT72V01 - 3.3 VOLT CMOS ASYNCHRONOUS FIFO (Integrated Device Technology)
  • IDT72V02 - 3.3 VOLT CMOS ASYNCHRONOUS FIFO (Integrated Device Technology)
  • IDT72V03 - 3.3 VOLT CMOS ASYNCHRONOUS FIFO (Integrated Device Technology)
  • IDT72V04 - 3.3 VOLT CMOS ASYNCHRONOUS FIFO (Integrated Device Technology)
  • IDT72V05 - 3.3 VOLT CMOS ASYNCHRONOUS FIFO (Integrated Device Technology)
  • IDT72V06 - 3.3 VOLT CMOS ASYNCHRONOUS FIFO (Integrated Device Technology)
  • IDT72V10071 - (IDT72V1x071) 3.3 VOLT DUAL MULTIMEDIA FIFO (Integrated Device Technology)
  • IDT72V10081 - 3.3 VOLT MULTIMEDIA FIFO (Integrated Device Technology)
  • IDT72V11071 - (IDT72V1x071) 3.3 VOLT DUAL MULTIMEDIA FIFO (Integrated Device Technology)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 IDT72V90823 FEATURES: • 2,048 x 2,048 channel non-blocking switching at 8.192 Mb/s • Per-channel variable or constant throughput delay • Automatic identification of ST-BUS®/GCI interfaces • Accept streams of 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s • Automatic frame offset delay measurement • Per-stream frame delay offset programming • Per-channel high impedance output control • Per-channel Processor Mode • Control interface compatible to Intel/Motorola CPUs • Connection memory block programming • IEEE-1149.1 (JTAG) Test Port • Available in 84-pin Plastic Leaded Chip Carrier (PLCC), 100-pin Ball Grid Array (BGA), 100-pin Plastic Quad Flatpack (PQFP) and 100-pin Thin Quad Flatpack (TQFP) • 3.
Published: |