Datasheet4U Logo Datasheet4U.com

IDT74ALVCH162373 - 16-bit transparent D-type latch

General Description

This 16-bit transparent D-type latch is built using advanced dual metal CMOS technology.

The ALVCH162373 is particularly suitable for imple-menting buffer registers, I/O ports, bidirectional bus drivers, and working registers.

This device can be used as two 8-bit latches or one16-bit latch.

Key Features

  • 0.5 MICRON CMOS Technology.
  • Typical tSK(o) (Output Skew) < 250ps.
  • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0).
  • VCC = 3.3V ± 0.3V, Normal Range.
  • VCC = 2.7V to 3.6V, Extended Range.
  • VCC = 2.5V ± 0.2V.
  • CMOS power levels (0.4μ W typ. static).
  • Rail-to-Rail output swing for increased noise margin.
  • Available in SSOP and TSSOP packages DRIVE.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT74ALVCH162373 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH Integrated Device Technology
IDT74ALVCH162374 3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIPFLOP Integrated Device Technology
IDT74ALVCH162344 3.3V CMOS 1-BIT TO 4-BIT ADDRESS DRIVER Integrated Device Technology
IDT74ALVCH162244 3.3V CMOS 16-BIT BUFFER/DRIVER Integrated Device Technology
IDT74ALVCH162245 3.3V CMOS 16-BIT BUS TRANSCIEVER Integrated Device Tech

Other Datasheets by Renesas

Part Number Description
IDT74ALVCH162374 16-bit edge-triggered D-type flip-flop
IDT74ALVCH162244 16-bit buffer/driver
IDT74ALVCH162245 16-bit bus transceiver
IDT74ALVCH16244 16-bit buffer/driver
IDT74ALVCH16245 16-bit bus transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IDT74ALVCH162373 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD INDUSTRIAL TEMPERATURE RANGE IDT74ALVCH162373 FEATURES: • 0.5 MICRON CMOS Technology • Typical tSK(o) (Output Skew) < 250ps • ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) • VCC = 3.3V ± 0.3V, Normal Range • VCC = 2.7V to 3.6V, Extended Range • VCC = 2.5V ± 0.2V • CMOS power levels (0.4μ W typ. static) • Rail-to-Rail output swing for increased noise margin • Available in SSOP and TSSOP packages DRIVE FEATURES: • Balanced Output Drivers: ±12mA • Low switching noise APPLICATIONS: • 3.3V high speed systems • 3.