Datasheet4U Logo Datasheet4U.com

IDTF1951 - Digital Step Attenuator

Datasheet Summary

Description

This document describes the specification for the F1951 Digital Step Attenuator.

The F1951 is part of a family of Glitch-FreeTM DSAs optimized for the demanding requirements of communications Infrastructure.

Features

  • Glitch-FreeTM, < 0.6 dB transient overshoot.
  • Spurious Free Design.
  • 3 V to 5.25 V supply.
  • Attenuation Error < 0.2 dB @ 2 GHz.
  • Low Insertion Loss < 1.2 dB @ 2 GHz.
  • Excellent Linearity +65 dBm IP3I.
  • Fast settling time, < 450 ns.
  • Class 2 JEDEC ESD (> 2kV HBM).
  • Serial Interface 31.5 dB Range.
  • Stable Integral Non-Linearity over temperature.
  • 4x4 mm Thin QFN 24 pin package DEVICE BLOCK.

📥 Download Datasheet

Datasheet preview – IDTF1951

Datasheet Details

Part number IDTF1951
Manufacturer Renesas
File Size 2.67 MB
Description Digital Step Attenuator
Datasheet download datasheet IDTF1951 Datasheet
Additional preview pages of the IDTF1951 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
DESCRIPTION This document describes the specification for the F1951 Digital Step Attenuator. The F1951 is part of a family of Glitch-FreeTM DSAs optimized for the demanding requirements of communications Infrastructure. These devices are offered in a compact 4x4 QFN package with 50 Ω impedances for ease of integration into the radio system. COMPETITIVE ADVANTAGE Digital step attenuators are used in Receivers and Transmitters to provide gain control. The F1951 is a 6bit step attenuator optimized for these demanding applications. The silicon design has very low insertion loss and low distortion (+65 dBm IP3I.). The device has pinpoint accuracy and settles to final attenuation value within 400 nsec.
Published: |