Datasheet4U Logo Datasheet4U.com

R5F51307ADFL - 32-bit MCU

This page provides the datasheet information for the R5F51307ADFL, a member of the R5F51308ADFP 32-bit MCU family.

Features

  • 32-bit RX CPU core.
  • Max. operating frequency: 32 MHz Capable of 50 DMIPS in operation at 32 MHz.
  • Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations.
  • Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one CPU clock cycle).
  • Fast interrupt.
  • CISC Harvard architecture with 5-stage pipeline.
  • Variable-length instructions, ultra-compact code.

📥 Download Datasheet

Datasheet preview – R5F51307ADFL
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
Datasheet RX130 Group Renesas MCUs 32-MHz, 32-bit RX MCUs, 50 DMIPS, up to 512-KB flash memory, R01DS0273EJ0300 Rev.3.00 Aug 09, 2018 up to 36 pins capacitive touch sensing unit, up to 6 comms channels, 12-bit A/D, D/A, RTC, IEC60730 compliance, 1.8-V to 5.5-V single supply Features ■ 32-bit RX CPU core • Max.
Published: |