Datasheet4U Logo Datasheet4U.com

RX21A - MCUs

General Description

CPU CPU Maximum operating frequency: 50 MHz 32-bit RX CPU Minimum instruction execution time: One instruction per state (cycle of the system clock) Address space: 4-Gbyte linear Register set General purpose: Sixteen 32-bit registers Control: Eight 32-bit registers Ac

Key Features

  • 32-bit RX CPU core.
  • Max. operating frequency: 50 MHz Capable of 78 DMIPS in operation at 50 MHz.
  • Accumulator handles 64-bit results (for a single instruction) from 32- × 32-bit operations.
  • Multiplication and division unit handles 32- × 32-bit operations (multiplication instructions take one CPU clock cycle).
  • Fast interrupt.
  • CISC Harvard architecture with 5-stage pipeline.
  • Variable-length instructions, ultra-compact code.
  • Memory protection unit.
  • On-ch.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
RX21 Coated Wire-wound Resistors ETC
RX21-0.25W Coated Wire-wound Resistors ETC
RX21-0.5W Coated Wire-wound Resistors ETC
RX21-10W Coated Wire-wound Resistors ETC
RX21-12W Coated Wire-wound Resistors ETC

Other Datasheets by Renesas

Part Number Description
RX230 MCUs
RX231 MCUs
RX23W MCUs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Datasheet RX21A Group Renesas MCUs 50-MHz 32-bit RX MCUs, 78 DMIPS, 24-bit ∆Σ A/D Converter, up to 512-KB flash memory, IrDA, 10-bit A/D, 10-bit D/A, DEU, ELC, MPC, RTC; up to 9 comms interfaces R01DS0129EJ0110 Rev.1.10 Aug 28, 2014 Features ■ 32-bit RX CPU core  Max. operating frequency: 50 MHz Capable of 78 DMIPS in operation at 50 MHz  Accumulator handles 64-bit results (for a single instruction) from 32- × 32-bit operations  Multiplication and division unit handles 32- × 32-bit operations (multiplication instructions take one CPU clock cycle)  Fast interrupt  CISC Harvard architecture with 5-stage pipeline  Variable-length instructions, ultra-compact code  Memory protection unit  On-chip debugging circuit ■ Low power design and architecture  Operation from a single 1.