Datasheet4U Logo Datasheet4U.com

RT3601BH - Triple Channel PWM Controller

General Description

The RT3601BH is an IMVP8 compliant CPU power controller which includes three voltage rails : a single phase synchronous Buck controller, the main VR, a 2/1 phase synchronous Buck controller, the auxiliary VR, and a single phase synchronous Buck controller, the VCCSA VR.

Key Features

  • a quick response mechanism for optimized AVP performance during load transient. The RT3601BH supports mode transition function with various operating states. A serial VID (SVID) interface is built in the RT3601BH to communicate with Intel IMVP8 compliant CPU. The RT3601BH supports VID on-the-fly function with three different slew rates : Fast, Slow and Decay. By utilizing the G-NAVPTM topology, the operating frequency of the RT3601BH varies with VID, load and input voltage to further enhance the.

📥 Download Datasheet

Datasheet Details

Part number RT3601BH
Manufacturer Richtek
File Size 850.75 KB
Description Triple Channel PWM Controller
Datasheet download datasheet RT3601BH Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
® RT3601BH Triple Channel PWM Controller with Integrated Driver for IMVP8 Mobile CPU Core Power Supply General Description The RT3601BH is an IMVP8 compliant CPU power controller which includes three voltage rails : a single phase synchronous Buck controller, the main VR, a 2/1 phase synchronous Buck controller, the auxiliary VR, and a single phase synchronous Buck controller, the VCCSA VR. The RT3601BH adopts G-NAVPTM (Green Native AVP) which is Richtek's proprietary topology derived from finite DC gain of EA amplifier with current mode control, making it easy to set the droop to meet all Intel CPU requirements of AVP (Adaptive Voltage Positioning). Based on the GNAVPTM topology, the RT3601BH also features a quick response mechanism for optimized AVP performance during load transient.