Datasheet4U Logo Datasheet4U.com

M491B - SINGLE-CHIP VOLTAGE SYNTHESIS TUNING SYSTEM WITH 1 ANALOG CONTROL

Description

The M491B is a monolithic N-MOS LSI circuit including a Floating-gate Non-Volatile Memory for storage of up to 16 stations.

Tuning of the station is performed with a 8192 step D/A converter, using the principle of voltage synthesis.

It is designed for 7-segment LED displays.

Features

  • s implemented by combination of a rate multiplier and pulse width principle. With a tuning voltage increasing from zero, the number of pulses increases continuously up to.

📥 Download Datasheet

Datasheet preview – M491B

Datasheet Details

Part number M491B
Manufacturer STMicroelectronics
File Size 135.73 KB
Description SINGLE-CHIP VOLTAGE SYNTHESIS TUNING SYSTEM WITH 1 ANALOG CONTROL
Datasheet download datasheet M491B Datasheet
Additional preview pages of the M491B datasheet.

📁 Similar Datasheet

  • M491B - (M490B / M491B) Single Chip Voltage Synthesis Tuning System (SGS-Thomson Microelectronics)
  • M490B - (M490B / M491B) Single Chip Voltage Synthesis Tuning System (SGS-Thomson Microelectronics)
  • M49SP-2K - Stepping Motors (MITSUMI)
Other Datasheets by ST Microelectronics
  • M491B - SINGLE-CHIP VOLTAGE SYNTHESIS TUNING SYSTEM WITH 1 ANALOG CONTROL
  • M491B1 - SINGLE-CHIP VOLTAGE SYNTHESIS TUNING SYSTEM WITH 1 ANALOG CONTROL
  • M491B1 - SINGLE-CHIP VOLTAGE SYNTHESIS TUNING SYSTEM WITH 1 ANALOG CONTROL
  • M494 - SINGLE-CHIP VOLTAGE TUNING SYSTEM WITH 4 ANALOG CONTROLS AND mP INTERFACE
  • M494 - SINGLE-CHIP VOLTAGE TUNING SYSTEM WITH 4 ANALOG CONTROLS AND mP INTERFACE
  • M494B1 - SINGLE-CHIP VOLTAGE TUNING SYSTEM WITH 4 ANALOG CONTROLS AND mP INTERFACE
  • M494B1 - SINGLE-CHIP VOLTAGE TUNING SYSTEM WITH 4 ANALOG CONTROLS AND mP INTERFACE

Full PDF Text Transcription

Click to expand full text
M491B SINGLE-CHIP VOLTAGE SYNTHESIS TUNING SYSTEM WITH 1 ANALOG CONTROL . . . . . . . . . . . . . . . 16-STATION MEMORY - 7-SEGMENT LED DISPLAY VOLTAGE SYNTHESIZER : 13 BITS 4-BAND PRESET CAPABILITY NON-VOLATILE MEMORY : 304 BITS - 16 WORDS OF 19 BITS FOR TUNING VOLTAGE (13 bits) - BAND (2 bits) - FINE DETUNING (4 bits) - 104 MODIFY CYCLES PER WORD - MIN 10 YEARS DATA RETENTION PCM REMOTE CONTROL RECEIVER : DECODES SIGNAL TRANSMITTED BY M708 VOLUME D/A : 6-BIT RESOLUTION / 8kHz MEMORY SKIP FUNCTION AUTOMATIC SEARCH WITH DIGITAL AFT CONTROL FINE DETUNING D/A ACTING ON AFT DISCRIMINATOR (16 steps) WITH SEPARATE STORAGE FOR EACH MEMORY POSITION.
Published: |