Datasheet4U Logo Datasheet4U.com

M54HCT138 - 3 TO 8 LINE DECODER INVERTING

Datasheet Summary

Description

The M54/74HC138 is a high speed CMOS 3 TO 8 LINE DECODER fabricated in silicon gate C 2MOS technology.

It has the same high speed performance of LSTTL combined with true CMOSlow power consumption.

📥 Download Datasheet

Datasheet preview – M54HCT138

Datasheet Details

Part number M54HCT138
Manufacturer STMicroelectronics
File Size 242.22 KB
Description 3 TO 8 LINE DECODER INVERTING
Datasheet download datasheet M54HCT138 Datasheet
Additional preview pages of the M54HCT138 datasheet.

📁 Similar Datasheet

  • M54HCT158 - QUAD 2 CHANNEL MULTIPLEXER (STMicroelectronics)
  • M54HCT244 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HCT245 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HCT74 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC00 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC02 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC03 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC04 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC08 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC10 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
Other Datasheets by ST Microelectronics

Full PDF Text Transcription

Click to expand full text
M54HCT138 M74HCT138 3 TO 8 LINE DECODER (INVERTING) . . . . . . . HIGH SPEED tPD = 16 ns (TYP.) at VCC = 5 V LOW POWER DISSIPATION ICC = 4 µA AT TA = 25 °C OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS BALANCED PROPAGATION DELAYS tPLH = tPHL SYMMETRICAL OUTPUT IMPEDANCE |IOH| = IOL COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) PIN AND FUNCTION COMPATIBLE WITH 54/74LS138 B1R (Plastic Package) F1R (Ceramic Package) M1R (Micro Package) C1R (Chip Carrier) DESCRIPTION The M54/74HC138 is a high speed CMOS 3 TO 8 LINE DECODER fabricated in silicon gate C 2MOS technology. It has the same high speed performance of LSTTL combined with true CMOSlow power consumption. If the device is enabled, 3 binary select inputs (A, B and C) determine which one of the outputs will go low.
Published: |