Datasheet4U Logo Datasheet4U.com

M54HCT30 - 8 INPUT NAND GATE

Datasheet Summary

Description

The M54/74HCT30 is a high speed CMOS 8-INPUT NAND GATE fabricated with silicon gate C2MOS technology.

It has the same high speed performance of LSTTL combined with true CMOS low power consumption.

📥 Download Datasheet

Datasheet preview – M54HCT30

Datasheet Details

Part number M54HCT30
Manufacturer STMicroelectronics
File Size 233.63 KB
Description 8 INPUT NAND GATE
Datasheet download datasheet M54HCT30 Datasheet
Additional preview pages of the M54HCT30 datasheet.

📁 Similar Datasheet

  • M54HCT158 - QUAD 2 CHANNEL MULTIPLEXER (STMicroelectronics)
  • M54HCT244 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HCT245 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HCT74 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC00 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC02 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC03 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC04 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC08 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC10 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
Other Datasheets by ST Microelectronics

Full PDF Text Transcription

Click to expand full text
M54HCT30 M74HCT30 8 INPUT NAND GATE . . . . . . . HIGH SPEED tPD = 15 ns (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE IOH = IOL = 4 mA (MIN.) BALANCED PROPAGATION DELAYS tPLH = tPHL PIN AND FUNCTION COMPATIBLE WITH 54/74LS30 B1R (Plastic Package) F1R (Ceramic Package) M1R (Micro Package) C1R (Chip Carrier) DESCRIPTION The M54/74HCT30 is a high speed CMOS 8-INPUT NAND GATE fabricated with silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption.
Published: |