M68AF511A - 4 Mbit (512K x8) / 5V Asynchronous SRAM

Datasheet Summary

Description

Table 1.

Figure 3.

Figure 4.

ST Microelectronics

📥 Download Datasheet

Datasheet Details

Part number	M68AF511A
Manufacturer	STMicroelectronics
File Size	129.38 KB
Description	4 Mbit (512K x8) / 5V Asynchronous SRAM
Datasheet	M68AF511A Datasheet
Additional preview pages of the M68AF511A datasheet.

📁 Similar Datasheet

M68000 - 8-/16-/32-Bit Microprocessors Users Manual (Motorola Inc)
M68020 - The first full 32-bit implementation of the M68000 family of microprocessors from Motorola (Freescale Semiconductor)
M68040 - 32-bit microprocessors (Motorola)
M6805 - Microcomputer / Microprocessor (Motorola)
M68060 - microprocessor (NXP)
M68302FADS - MC68302 Family Application Development System (Motorola)
M685 - DUAL SAW / SELECTABLE FREQUENCY VCSO (Integrated Circuit Systems)
M68701 - SILICON MOS FET POWER AMPLIFIER (Mitsubishi)
M68701H - Silicon MOS FET Power Amplifier (Mitsubishi)
M68701M - Silicon MOS FET Power Amplifier (Mitsubishi)

Other Datasheets by ST Microelectronics

M68AF031A - 256 Kbit (32K x 8) 5.0V Asynchronous SRAM
M68AF127B - 1Mbit 128K x8 / 5V Asynchronous SRAM
M68AR024D - 16 Mbit 1M x16 1.8V Asynchronous SRAM
M68AR512D - 8 Mbit 512K x16 1.8V Asynchronous SRAM
M68AW031A - 256 Kbit (32K x8) 3.0V Asynchronous SRAM
M68AW031AL70N6U - 256 Kbit (32K x8) 3.0V Asynchronous SRAM
M68AW031AL70NS6U - 256 Kbit (32K x8) 3.0V Asynchronous SRAM
M68AW031AM70MS6U - 256 Kbit (32K x8) 3.0V Asynchronous SRAM

Full PDF Text Transcription

Click to expand full text

M68AF511A 4 Mbit (512K x8), 5V Asynchronous SRAM FEATURES SUMMARY s SUPPLY VOLTAGE: 4.5 to 5.5V s s s s s s Figure 1. Packages 512K x 8 bits SRAM with OUTPUT ENABLE EQUAL CYCLE and ACCESS TIMES: 55ns LOW STANDBY CURRENT LOW VCC DATA RETENTION: 2V TRI-STATE COMMON I/O LOW ACTIVE and STANDBY POWER TSOP32 Type II (NC) 32 1 SO32 (MC) October 2002 1/18 M68AF511A TABLE OF CONTENTS SUMMARY DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Figure 2. Logic Diagram . . . . . . . . . . . . . . . Table 1. Signal Names . . . . . . . . . . . . . . . . Figure 3. TSOP and SO Connections . . . . . Figure 4. Block Diagram . . . . . . . . . . . . . . . ...................................... ..............................

Published: Apr 26, 2005 |