Datasheet4U Logo Datasheet4U.com

M74HC112 Datasheet Dual J-k Flip Flop With Preset And Clear

Manufacturer: STMicroelectronics

Overview: M54HC112 M74HC112 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR . . . . . . . . HIGH SPEED fMAX = 67 MHz (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = 2 µA AT TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE |IOH| = IOL = 4 mA (MIN.

General Description

The M54/74HC112 is a high speed CMOS DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR fabricated in silicon gate C2MOS technology.

It has the same high speed performance of LSTTL bined with true CMOS low power consumption.

The M54HC112/M74HC112 dual JK flip-flop

Key Features

  • individual J,K, clock, and asynchronous set and clearinputs for each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will function as shown in the truth table. Input data is transferred to the input on the negative going edge of the clock pulse. All inputs are equipped withprotection circuits against static discharge and transient excess voltage. INP.

More Datasheets from STMicroelectronics

Part Number Description
M74HC11 TRIPLE 3-INPUT AND GATE
M74HC113 DUAL J-K FLIP FLOP WITH PRESET
M74HC10 TRIPLE 3-INPUT NAND GATE
M74HC107 DUAL J-K FLIP FLOP
M74HC131 3 TO 8 LINE DECODER/LATCH
M74HC132 QUAD 2-INPUT SCHMITT NAND GATE
M74HC133 13 INPUT NAND GATE
M74HC137 3 TO 8 LINE DECODER/LATCH INVERTING
M74HC138 3 TO 8 LINE DECODER INVERTING
M74HC139 DUAL 2 TO 4 DECODER/DEMULTIPLEXER

M74HC112 Distributor