Datasheet4U Logo Datasheet4U.com

M74HC574 - OCTAL D-TYPE FLIP-FLOP

Datasheet Summary

Description

The M74HC574 is an high speed CMOS OCTAL D-TYPE FLIP FLOP WITH 3-STATE OUTPUTS INVERTING fabricated with sub-micron silicon gate C2MOS technology.

This 8 bit D-TYPE FLIP FLOP is controlled by a clock input (CK) and an output enable input (OE).

📥 Download Datasheet

Datasheet preview – M74HC574

Datasheet Details

Part number M74HC574
Manufacturer STMicroelectronics
File Size 239.11 KB
Description OCTAL D-TYPE FLIP-FLOP
Datasheet download datasheet M74HC574 Datasheet
Additional preview pages of the M74HC574 datasheet.

📁 Similar Datasheet

  • M74HC590 - 8 BINARY COUNTER REGISTER (STMicroelectronics)
  • M74HC00 - Quad 2 Input NAND Gate (SGS-Ates)
  • M74HC00 - Quad 2 Input NAND Gate (Mitsubishi)
  • M74HC109 - DUAL J-K FLIP FLOP (STMicroelectronics)
  • M74HC123 - DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR (STMicroelectronics)
  • M74HC125 - QUAD BUS BUFFER (STMicroelectronics)
  • M74HC125 - 3-STATE Quad Buffers (Fairchild Semiconductor)
  • M74HC126 - Quad bus buffer (STMicroelectronics)
  • M74HC148 - 8 TO 3 LINE PRIORITY ENCODER (STMicroelectronics)
  • M74HC151 - 8-channel multiplexer (STMicroelectronics)
Other Datasheets by ST Microelectronics

Full PDF Text Transcription

Click to expand full text
M74HC574 OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING s HIGH SPEED: fMAX = 90MHz (TYP.) at VCC = 6V s LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C s HIGH NOISE IMMUNITY: VNIH = VNIL = 28 % VCC (MIN.) s SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 6mA (MIN) s BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL s WIDE OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V s PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 574 DESCRIPTION The M74HC574 is an high speed CMOS OCTAL D-TYPE FLIP FLOP WITH 3-STATE OUTPUTS INVERTING fabricated with sub-micron silicon gate C2MOS technology. This 8 bit D-TYPE FLIP FLOP is controlled by a clock input (CK) and an output enable input (OE). On the positive transition of the clock, the Q outputs will be set to the logic state that were setup at the D inputs.
Published: |