Datasheet4U Logo Datasheet4U.com

PSD853F2 - Flash In-System Programmable ISP Peripherals For 8-bit MCUs

This page provides the datasheet information for the PSD853F2, a member of the PSD Flash In-System Programmable ISP Peripherals For 8-bit MCUs family.

Features

  • Flash in-system programmable (ISP) peripheral for 8-bit MCUs.
  • Dual bank Flash memories ).
  • Up to 2 Mbit of primary Flash memory (8 t(suniform sectors, 32K x8) c.
  • Up to 256 Kbit secondary Flash memory (4 uuniform sectors) rod.
  • Concurrent operation: read from one memory while erasing and writing the other P.
  • Up to 256 Kbit SRAM te.
  • 27 reconfigurable I/Oports ole.
  • Enhanced JTAG serial port s.
  • PLD with macrocells Ob.
  • Over 3000 gates of PLD:.

📥 Download Datasheet

Datasheet preview – PSD853F2

Datasheet Details

Part number PSD853F2
Manufacturer STMicroelectronics
File Size Direct Link
Description Flash In-System Programmable ISP Peripherals For 8-bit MCUs
Datasheet download datasheet PSD853F2 Datasheet
Additional preview pages of the PSD853F2 datasheet.
Other Datasheets by ST Microelectronics

Full PDF Text Transcription

Click to expand full text
PSD8XXFX Flash in-system programmable (ISP) peripherals for 8-bit MCUs, 5 V Features ■ Flash in-system programmable (ISP) peripheral for 8-bit MCUs ■ Dual bank Flash memories )– Up to 2 Mbit of primary Flash memory (8 t(suniform sectors, 32K x8) c– Up to 256 Kbit secondary Flash memory (4 uuniform sectors) rod– Concurrent operation: read from one memory while erasing and writing the other P■ Up to 256 Kbit SRAM te■ 27 reconfigurable I/Oports ole■ Enhanced JTAG serial port s■ PLD with macrocells Ob– Over 3000 gates of PLD: CPLD and DPLD -– CPLD with 16 output macrocells (OMCs) )and 24 input macrocells (IMCs) t(s– DPLD - user defined internal chip select cdecoding du■ 27 individually configurable I/O port pins roThey can be used for the following functions: – MCU I/Os P– PLD I/Os te– Latc
Published: |