Datasheet4U Logo Datasheet4U.com

14NM65N - N-channel Power MOSFET

General Description

This series of devices is designed using the second generation of MDmesh™ Technology.

This revolutionary Power MOSFET associates a new vertical structure to the Company’s strip layout to yield one of the world’s lowest onresistance and gate charge.

Key Features

  • Type STI14NM65N STB14NM65N STF14NM65N STP14NM65N STW14NM65N VDSS (@TJmax) 710 V 710 V 710 V 710 V 710 V RDS(on) max < 0.38 Ω < 0.38 Ω < 0.38 Ω < 0.38 Ω < 0.38 Ω ID 12 A 12 A 12 A(1) 12 A 12 A 1. Limited only by maximum temperature allowed.
  • 100% avalanche tested.
  • Low input capacitance and gate charge.
  • Low gate input resistance.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
14N03L IPD14N03L Infineon Technologies
14N05 N-Channel Mosfet Transistor Inchange Semiconductor
14N05L RFD14N05L Fairchild Semiconductor
14N101K Metal Oxide Varistor 14mm Dusc RFE
14N101K Metal Oxide Varistor HUAAN

Other Datasheets by STMicroelectronics

Part Number Description
14NM50N N-Channel MOSFET
14N80K5 N-channel Power MOSFET

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
STB14NM65N, STF14NM65N STI14NM65N,STP14NM65N,STW14NM65N N-channel 650 V, 0.33 Ω, 12 A MDmesh™ II Power MOSFET TO-220, TO-220FP, D2PAK, I2PAK, TO-247 Features Type STI14NM65N STB14NM65N STF14NM65N STP14NM65N STW14NM65N VDSS (@TJmax) 710 V 710 V 710 V 710 V 710 V RDS(on) max < 0.38 Ω < 0.38 Ω < 0.38 Ω < 0.38 Ω < 0.38 Ω ID 12 A 12 A 12 A(1) 12 A 12 A 1. Limited only by maximum temperature allowed ■ 100% avalanche tested ■ Low input capacitance and gate charge ■ Low gate input resistance Application ■ Switching applications Description This series of devices is designed using the second generation of MDmesh™ Technology. This revolutionary Power MOSFET associates a new vertical structure to the Company’s strip layout to yield one of the world’s lowest onresistance and gate charge.