Download 29F102BB Datasheet PDF
29F102BB page 2
Page 2
29F102BB page 3
Page 3

29F102BB Description

4 Bottom Boot Block Addresses, M29F102BB . 6 Address Inputs (A0-A15). 6 Data Inputs/Outputs (DQ0-DQ15).

29F102BB Key Features

  • 8µs per Word typical 5 MEMORY BLOCKS
  • 1 Boot Block (Bottom Location)
  • 2 Parameter and 2 Main Blocks PROGRAM/ERASE CONTROLLER
  • Embedded Word Program algorithm
  • Embedded Multi-Block/Chip Erase algorithm
  • Status Register Polling and Toggle Bits ERASE SUSPEND and RESUME MODES
  • Read and Program another Block during Erase Suspend UNLOCK BYPASS PROGRAM MAND
  • Faster Production/Batch Programming TEMPORARY BLOCK UNPROTECTION MODE LOW POWER CONSUMPTION
  • Standby and Automatic Standby 100,000 PROGRAM/ERASE CYCLES per BLOCK M28F102 PATIBLE
  • Pin-out and Read Mode 20 YEARS DATA RETENTION