Datasheet4U Logo Datasheet4U.com

74112 Datasheet Dual J-k Flip Flop

Manufacturer: STMicroelectronics

Overview: M54HC112 M74HC112 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR . . . . . . . . HIGH SPEED fMAX = 67 MHz (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = 2 µA AT TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE |IOH| = IOL = 4 mA (MIN.

General Description

The M54/74HC112 is a high speed CMOS DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR fabricated in silicon gate C2MOS technology.

It has the same high speed performance of LSTTL combined with true CMOS low power consumption.

The M54HC112/M74HC112 dual JK flip-flop

Key Features

  • individual J,K, clock, and asynchronous set and clearinputs for each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will function as shown in the truth table. Input data is transferred to the input on the negative going edge of the clock pulse. All inputs are equipped withprotection circuits against static discharge and transient excess voltage. INP.

74112 Distributor & Price

Compare 74112 distributor prices and check real-time stock availability from major suppliers. Prices and inventory may vary by region and order quantity.

More Datasheets from STMicroelectronics

Part Number Description
74107 DUAL J-K FLIP-FLOP
74164 8 BIT SIPO SHIFT REGISTER
74192 SYNCHRONOUS UP/DOWN DECADE/BINARY COUNTER
74194 4 BIT PIPO SHIFT REGISTER