Datasheet4U Logo Datasheet4U.com

74ACT280 - 9 BIT PARITY GENERATOR/CHECKER

General Description

The AC280 is an advanced high-speed CMOS 9 BIT PARITY GENERATOR - CHECKER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.

It is ideal for low power applications mantaining high speed operation similar to eqivalent Bipolar Schottky TTL.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
® 74ACT280 9 BIT PARITY GENERATOR/CHECKER s s s s s s s s s HIGH SPEED: tPD = 4 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA = 25 oC COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN), VIL = 0.8V (MAX) 50Ω TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 4.5V to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 280 IMPROVED LATCH-UP IMMUNITY B M (Plastic Package) (Micro Package) ORDER CODES : 74ACT280B 74ACT280M nine data inputs control the output conditions. When the number of high level input is odd, ΣODD output is kept high and ΣEVEN output low. Conservely, when the output is even, ΣEVEN output is kept high and ΣODD low.