Datasheet4U Logo Datasheet4U.com

74ACT573 - OCTAL D-TYPE LATCH

Description

The ACT573 is an advanced high-speed CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUT NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.

It is ideal for low power applications mantaining high speed operation similar to equivalent Bipolar Schottky TTL.

📥 Download Datasheet

Datasheet preview – 74ACT573

Datasheet Details

Part number 74ACT573
Manufacturer STMicroelectronics
File Size 79.55 KB
Description OCTAL D-TYPE LATCH
Datasheet download datasheet 74ACT573 Datasheet
Additional preview pages of the 74ACT573 datasheet.

📁 Similar Datasheet

  • 74ACT573 - Octal Latch (Fairchild Semiconductor)
  • 74ACT574 - Octal D-Type Flip-Flop (Fairchild Semiconductor)
  • 74ACT520 - 8-Bit Identity Comparator (Fairchild Semiconductor)
  • 74ACT521 - 8-Bit Identity Comparator (Fairchild Semiconductor)
  • 74ACT521 - 8-BIT IDENTITY COMPARATOR (Motorola Inc)
  • 74ACT533 - Octal Transparent Latch (Fairchild Semiconductor)
  • 74ACT534 - Octal D-Type Flip-Flop (Fairchild Semiconductor)
  • 74ACT541 - Octal Buffer/Line Driver (ON Semiconductor)
  • 74ACT541 - Octal Buffer/Line Driver (Fairchild Semiconductor)
  • 74ACT563 - Octal Latch (Fairchild Semiconductor)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
® 74ACT573 OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING s s s s s s s s s HIGH SPEED: tPD = 5 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 8 µA (MAX.) at TA = 25 oC COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN), VIL = 0.8V (MAX) 50Ω TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 4.5V to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 573 IMPROVED LATCH-UP IMMUNITY B (Plastic Package) ORDER CODES : 74ACT273B 74ACT273M M (Micro Package) T (TSSOP Package) DESCRIPTION The ACT573 is an advanced high-speed CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUT NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.
Published: |