Datasheet4U Logo Datasheet4U.com

74LVC00A - LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE

General Description

uc The 74LVC00A is a low voltage CMOS QUAD d 2-INPUT NAND GATE fabricated with sub-micron ro silicon gate and double-layer metal wiring C2MOS P technology.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVC00A QUADRUPLE 2-INPUT NAND GATES Diodes
74LVC00A Low-Voltage CMOS Quad 2-Input NAND Gate ON Semiconductor
74LVC00A Quad 2-input NAND gate nexperia
74LVC00A-Q100 Quad 2-input NAND gate nexperia
74LVC00AD Quad 2-input NAND gate nexperia

Other Datasheets by STMicroelectronics

Part Number Description
74LVC04A LOW VOLTAGE CMOS HEX INVERTER
74LVC125A LOW VOLTAGE CMOS QUAD BUS BUFFERS
74LVC14A LOW VOLTAGE CMOS HEX INVERTER
74LVC244A LOW VOLTAGE CMOS QUAD BUS BUFFERS
74LVC245A LOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC00A LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE HIGH PERFORMANCE s 5V TOLERANT INPUTS s HIGH SPEED: tPD = 4.3ns (MAX.) at VCC = 3V s POWER DOWN PROTECTION ON INPUTS AND OUTPUTS s SYMMETRICAL OUTPUT IMPEDANCE: t(s) |IOH| = IOL = 24mA (MIN) at VCC = 3V s PCI BUS LEVELS GUARANTEED AT 24 mA c s BALANCED PROPAGATION DELAYS: du tPLH ≅ tPHL ro s OPERATING VOLTAGE RANGE: VCC(OPR) = 1.65V to 3.6V (1.2V Data P Retention) te s PIN AND FUNCTION COMPATIBLE WITH le 74 SERIES 00 o s LATCH-UP PERFORMANCE EXCEEDS s 500mA (JESD 17) b s ESD PERFORMANCE: O HBM > 2000V (MIL STD 883 method 3015); ) - MM > 200V t(s DESCRIPTION uc The 74LVC00A is a low voltage CMOS QUAD d 2-INPUT NAND GATE fabricated with sub-micron ro silicon gate and double-layer metal wiring C2MOS P technology. It is ideal for 1.65 to 3.