Datasheet Details
| Part number | 74LVQ138 |
|---|---|
| Manufacturer | STMicroelectronics |
| File Size | 69.84 KB |
| Description | 3 TO 8 LINE DECODER INVERTING |
| Datasheet | 74LVQ138_STMicroelectronics.pdf |
|
|
Overview: ® 74LVQ138 3 TO 8 LINE DECODER (INVERTING) s s s s s s s s s s s HIGH SPEED: tPD = 5.5 ns (TYP.) at VCC = 3.3V COMPATIBLE WITH TTL OUTPUT LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA = 25 oC LOW NOISE: VOLP = 0.2 V (TYP.) at VCC = 3.3V 75Ω TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 12 mA (MIN) PCI BUS LEVELS GUARANTEED AT 24mA BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 3.6V (1.2V Data Retention) PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 138 IMPROVED LATCH-UP IMMUNITY M1 (Micro Package) T (TSSOP Package) ORDER CODES : 74LVQ138M 74LVQ138T If the device is enabled, 3 binary select inputs (A, B and C) determine which one of the outputs will go low. If enable input G1 is held low or either G2A or G2B is held high, the decoding function is inhibited and all the 8 outputs go high. Three enable inputs are provided to ease cascade connection and application of address decoders for memory systems. It has better speed performance at 3.3V than 5V LSTTL family combinad with the true CMOS low power consumption. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.
| Part number | 74LVQ138 |
|---|---|
| Manufacturer | STMicroelectronics |
| File Size | 69.84 KB |
| Description | 3 TO 8 LINE DECODER INVERTING |
| Datasheet | 74LVQ138_STMicroelectronics.pdf |
|
|
|
The LVQ138 is a low voltage CMOS 3 TO 8 LINE DECODER (INVERTING) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.
It is ideal for low power and low noise 3.3V applications.
PIN CONNECTION AND IEC LOGIC SYMBOLS February 1999 1/9 74LVQ138 INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No 1, 2, 3 4, 5 6 15, 14, 13, 12, 11, 10, 9, 7 8 16 SYMBOL A, B, C G2A, G2B G1 Y0 to Y7 NAME AND FUNCT ION Address Inputs Enable Inputs Enable Input Outputs GND VCC Ground (0V) Positive Supply Voltage TRUTH TABLE INPUT S ENABL E G2B G2A G1 C X X L X X H X X H X X X L L H L L L H L L L H L L L H L L L H H L L H H L L H H L L H H X:Don’t Care OUTPUTS SELECT B X X X L L H H L L H H A X X X L H
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
 |
74LVQ138 | Low Voltage 1-of-8 Decoder/Demultiplexer | Fairchild Semiconductor |
| Part Number | Description |
|---|---|
| 74LVQ125 | QUAD BUS BUFFERS 3-STATE |
| 74LVQ14 | HEX SCHMITT INVERTER |
| 74LVQ157 | LOW VOLTAGE QUAD 2 CHANNEL MULTIPLEXER |
| 74LVQ161 | SYNCHRONOUS PRESETTABLE 4-BIT COUNTER |
| 74LVQ163 | SYNCHRONOUS PRESETTABLE 4-BIT COUNTER |
| 74LVQ174 | HEX D-TYPE FLIP FLOP |
| 74LVQ00 | QUAD 2-INPUT NAND GATE |
| 74LVQ02 | QUAD 2-INPUT NOR GATE |
| 74LVQ04 | HEX INVERTER |
| 74LVQ08 | QUAD 2-INPUT AND GATE |