Datasheet4U Logo Datasheet4U.com

74V1T125 - SINGLE BUS BUFFER 3-STATE

General Description

The 74V1T125 is an advanced high-speed CMOS SINGLE BUS BUFFER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.

3-STATE control input G has to be set high to place the output into the high impedance state.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74V2G03 DUAL 2-INPUT OPEN DRAIN NAND GATE ST Microelectronics
74V2T00 DUAL 2-INPUT NAND GATE ST Microelectronics
74V2T03 DUAL 2-INPUT OPEN DRAIN NAND GATE ST Microelectronics
74V2T04 TRIPLE INVERTER ST Microelectronics
74V2T07 TRIPLE BUFFER ST Microelectronics

Other Datasheets by STMicroelectronics

Part Number Description
74V1T126 SINGLE BUS BUFFER
74V1T14 SINGLE SCHMITT INVERTER
74V1T00 SINGLE 2-INPUT NAND GATE
74V1T02 SINGLE 2-INPUT NOR GATE
74V1T03 SINGLE 2-INPUT OPEN DRAIN NAND GATE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
® 74V1T125 SINGLE BUS BUFFER (3-STATE) s s s s s s s s HIGH SPEED: tPD = 3.8 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 1 µA (MAX.) at TA = 25 oC COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS & OUTPUT SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 4.5V to 5.5V IMPROVED LATCH-UP IMMUNITY S (SOT23-5L) ORDER CODE: 74V1T125S C (SC-70) DESCRIPTION The 74V1T125 is an advanced high-speed CMOS SINGLE BUS BUFFER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. 3-STATE control input G has to be set high to place the output into the high impedance state.