Datasheet4U Logo Datasheet4U.com

74V2G14 - TRIPLE SCHMITT INVERTER

Datasheet Summary

Description

The 74V2G14 is an advanced high-speed CMOS TRIPLE SCHMITT TRIGGER INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS tecnology.

The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output.

📥 Download Datasheet

Datasheet preview – 74V2G14

Datasheet Details

Part number 74V2G14
Manufacturer STMicroelectronics
File Size 129.36 KB
Description TRIPLE SCHMITT INVERTER
Datasheet download datasheet 74V2G14 Datasheet
Additional preview pages of the 74V2G14 datasheet.

📁 Similar Datasheet

  • 74V2G03 - DUAL 2-INPUT OPEN DRAIN NAND GATE (ST Microelectronics)
  • 74V2T00 - DUAL 2-INPUT NAND GATE (ST Microelectronics)
  • 74V2T03 - DUAL 2-INPUT OPEN DRAIN NAND GATE (ST Microelectronics)
  • 74V2T04 - TRIPLE INVERTER (ST Microelectronics)
  • 74V2T07 - TRIPLE BUFFER (ST Microelectronics)
  • 74V2T08 - DUAL 2-INPUT AND GATE (ST Microelectronics)
  • 74V2T241 - DUAL BUS BUFFER (ST Microelectronics)
  • 74VCX00 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74VCX08 - Low Voltage Quad 2-Input AND Gate (Fairchild Semiconductor)
  • 74VCX132 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
74V2G14 TRIPLE SCHMITT INVERTER s s s s s s s s HIGH SPEED: tPD = 3.0ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 1µA(MAX.) at TA = 25°C TYPICAL HYSTERESIS: VH = 800mV at VCC = 4.5V VH = 500mV at VCC = 3.0V POWER DOWN PROTECTION ON INPUTS AND OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8mA (MIN) at VCC = 4.5V IIOH| = IOL = 4mA (MIN) at VCC = 3.0V BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 5.5V IMPROVED LATCH-UP IMMUNITY SOT23-8L ORDER CODES PACKAGE SOT23-8L T&R 74V2G14STR DESCRIPTION The 74V2G14 is an advanced high-speed CMOS TRIPLE SCHMITT TRIGGER INVERTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS tecnology.
Published: |