Datasheet4U Logo Datasheet4U.com

74VHCT157A - QUAD 2 CHANNEL MULTIPLEXER

Datasheet Summary

Description

The 74VHCT157A is an high-speed CMOS QUAD 2-CHANNEL MULTIPLEXER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.

It consists of four 2-input digital multiplexers with common select and strobe inputs.

non-inverting multiplexer.

📥 Download Datasheet

Datasheet preview – 74VHCT157A

Datasheet Details

Part number 74VHCT157A
Manufacturer STMicroelectronics
File Size 64.80 KB
Description QUAD 2 CHANNEL MULTIPLEXER
Datasheet download datasheet 74VHCT157A Datasheet
Additional preview pages of the 74VHCT157A datasheet.

📁 Similar Datasheet

  • 74VHCT125 - Quad buffer/line driver (NXP)
  • 74VHCT125 - Quad buffer/line driver (nexperia)
  • 74VHCT126 - Quad buffer/line driver (NXP)
  • 74VHCT126 - Quad buffer/line driver (nexperia)
  • 74VHCT126-Q100 - Quad buffer/line driver (nexperia)
  • 74VHCT138A - 3-to-8 Decoder/Demultiplexer (Fairchild Semiconductor)
  • 74VHCT14 - Hex inverting Schmitt trigger (nexperia)
  • 74VHCT14A - Hex Schmitt Inverter (Fairchild Semiconductor)
  • 74VHCT16240A - 16-BIT BUS BUFFER (ST Microelectronics)
  • 74VHCT16244A - 16-BIT BUS BUFFER (ST Microelectronics)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
® 74VHCT157A QUAD 2 CHANNEL MULTIPLEXER PRELIMINARY DATA s s s s s s s s s s HIGH SPEED: tPD = 6.2 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA = 25 oC COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS & OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 4.5V to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 157 IMPROVED LATCH-UP IMMUNITY LOW NOISE: VOLP = 0.8V (Max.) SOP PACKAGE SOP TSSOP T UBE 74VHCT157AM TSSOP T& R 74VHCT157AMTR 74VHCT157ATTR ORDER CODES DESCRIPTION The 74VHCT157A is an high-speed CMOS QUAD 2-CHANNEL MULTIPLEXER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.
Published: |