ADSST-21065LKS-264 Datasheet PDF - STMicroelectronics High End/ Multichannel/ 32-Bit Floating-Point Audio Processor Specs

ADSST-21065LKS-264 - High End/ Multichannel/ 32-Bit Floating-Point Audio Processor

Datasheet Summary

Description

Melody and SHARC are registered trademarks of Analog Devices, Inc.

DTS, DTS-ES, and DTS 96/24 are registered trademarks of Digital Theater Systems, Inc.

Dolby and Pro Logic are registered trademarks of Dolby Laboratories Licensing Corporation.

Features

Super Harvard Architecture Computer (SHARC) 4 Independent Buses for Dual Data, Instruction, and I/O Fetch on a Single Cycle 32-Bit Fixed-Point Arithmetic; 32-Bit and 40-Bit FloatingPoint Arithmetic 544 Kbits On-Chip SRAM Memory, Integrated I/O Peripheral I 2S Support for 8 Simultaneous Receive and Transmit Channels 66 MIPS, 198 MFLOPS Peak, 132 MFLOPS Sustained Performance User-Configurable 544 Kbits On-Chip SRAM Memory 2 External Port, DMA Channels and 8 Serial Port, DMA Channels Decodes Indust.

Datasheet Details

Part number	ADSST-21065LKS-264
Manufacturer	STMicroelectronics
File Size	409.00 KB
Description	High End/ Multichannel/ 32-Bit Floating-Point Audio Processor
Datasheet	ADSST-21065LKS-264 Datasheet
Additional preview pages of the ADSST-21065LKS-264 datasheet.

📁 Similar Datasheet

ADSST-EM-2030 - 3-Phase Electronic Energy Meter Chipset (Analog Devices)

ADSST-EM-3035 - 3-Phase Electronic Energy Meter (Analog Devices)

ADSST-EM-3040 - Powerful Energy Meter Chipset (Analog Devices)

ADSST-EM-3041 - Powerful Energy Meter Chipset (Analog Devices)

ADSST-SALEM-3T - Powerful Energy Meter Chipset (Analog Devices)

ADS-1011 - 2.5us Sampling A/D Converter (DATEL)

ADS-112 - Low-Power Sampling A/D Converters (DATEL)

ADS-117 - Low-Power Sampling A/D Converters (Datel)

ADS-118 - Low-Power Sampling A/D Converters (DATEL)

ADS-118A - Low-Power Sampling A/D Converters (DATEL)

Full PDF Text Transcription

Click to expand full text

a High End, Multichannel, 32-Bit Floating-Point Audio Processor SST-Melody -SHARC ® ® FUNCTIONAL BLOCK DIAGRAM SDRAM 128K ؋ 32, BOOT ROM 1M ؋ 8 IRQ GPIO FEATURES Super Harvard Architecture Computer (SHARC) 4 Independent Buses for Dual Data, Instruction, and I/O Fetch on a Single Cycle 32-Bit Fixed-Point Arithmetic; 32-Bit and 40-Bit FloatingPoint Arithmetic 544 Kbits On-Chip SRAM Memory, Integrated I/O Peripheral I 2S Support for 8 Simultaneous Receive and Transmit Channels 66 MIPS, 198 MFLOPS Peak, 132 MFLOPS Sustained Performance User-Configurable 544 Kbits On-Chip SRAM Memory 2 External Port, DMA Channels and 8 Serial Port, DMA Channels Decodes Industry Standard Formats Using a 32-Bit Floating Point Implementation for Decoding Dolby® Digital AC-3, Dolby Digital EX Processing Dolby Pro

Published: Mar 23, 2005 |