CB35000 Datasheet PDF - STMicroelectronics HCMOS STANDARD CELLS Specs

CB35000 - HCMOS STANDARD CELLS

Datasheet Summary

Description

256K bits max 16K word max 64 bit max Zero static current Tristate outputs 128K bits max 8K word max 64 bit max Zero static current Tristate outputs 2M bits max 32K word max 64 bit max Diffusion programmable Tristate outputs Parallel asynchronous operation 2’s complement product 6 to 64 bits for bot

Features

s s s s s s s 0.5 micron triple layer metal HCMOS5S process featuring retrograde well technology, low resistance salicided active areas, polysilicide gates and thin metal oxide. 3.3 V optimized transistor with 5 V I/O interface capability 2 - input NAND delay of 210 ps (typ) with fanout = 2. Broad I/O functionality including LVCMOS, LVTTL, GTL, PECL, and LVDS. High drive I/O; capability of sinking up to 48 mA with slew rate control, current spike suppression and impedance matching. Generators.

Datasheet Details

Part number	CB35000
Manufacturer	STMicroelectronics
File Size	166.39 KB
Description	HCMOS STANDARD CELLS
Datasheet	CB35000 Datasheet
Additional preview pages of the CB35000 datasheet.

📁 Similar Datasheet

CB3045CT - Trench Schottky Rectifier (CITC)

CB321611 - Multilayer Chip Beads (Erocore)

CB321611T-102Y-C3 - EMI MULTILAYER FERRITE CHIP BEADS (Allpower)

CB321611T-151Y-C3 - EMI MULTILAYER FERRITE CHIP BEADS (Allpower)

CB321611T-301Y-C3 - EMI MULTILAYER FERRITE CHIP BEADS (Allpower)

CB321611T-320Y-C3 - EMI MULTILAYER FERRITE CHIP BEADS (Allpower)

CB321611T-601Y-C3 - EMI MULTILAYER FERRITE CHIP BEADS (Allpower)

CB321611T-900Y-C3 - EMI MULTILAYER FERRITE CHIP BEADS (Allpower)

CB321616T-600Y-C3 - EMI MULTILAYER FERRITE CHIP BEADS (Allpower)

CB322513T-320Y-C3 - EMI MULTILAYER FERRITE CHIP BEADS (Allpower)

Full PDF Text Transcription

Click to expand full text

® CB35000 SERIES HCMOS STANDARD CELLS PRELIMINARY DATA FEATURES s s s s s s s 0.5 micron triple layer metal HCMOS5S process featuring retrograde well technology, low resistance salicided active areas, polysilicide gates and thin metal oxide. 3.3 V optimized transistor with 5 V I/O interface capability 2 - input NAND delay of 210 ps (typ) with fanout = 2. Broad I/O functionality including LVCMOS, LVTTL, GTL, PECL, and LVDS. High drive I/O; capability of sinking up to 48 mA with slew rate control, current spike suppression and impedance matching. Generators to support SPRAM, DPRAM, ROM and MULT with BIST options. Extensive embedded function library including DSP and ST micros, popular third party micros and Synopsys synthetic libraries.

Published: Mar 23, 2005 |