STMicroelectronics HCC40102B
The HCC40102B, HCC40103B , (extended temperature range) and the HCF40102B, HCF40103B (intermediate temperature range) are monolithic integrated circuits, available in 16-lead dual in-line plastic or ceramic package. The HCC/HCF40102B, and HCC/HCF40103B consist of an 8-stage synchronous down counter with a single output which is active when the internal count is zero. The HCC/HCF40102B is configured as two cascaded 4-bit BCD counters, and the HCC/HCF40103B contains a single 8-bit binary counter.
| Part No. |
HCC40102B |
| Datasheet |
HCC40102B
Download
|
| Manufacturer |
 STMicroelectronics |
| Description |
8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS |
| Buy |
Stock & Price
|
DESCRIPTION
OF ”B” SERIES CMOS DEVICES” . . . . . . . . EY (Plastic Package) F (Ceramic Package) C1 (Chip Carrier) ORDER CODES : HCC401XXBF HCF401XXBEY HCF401XXBC1 DESCRIPTION
Each type has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the CARRY-OUT/ZERO-DETECT output are active-low logic. In normal operation, the counter is decremented by one count on each positive transition of the CLOCK. Counting is inhibited when the CARRY-IN/COUNTER ENABLE (CI/CE) input is high. The CARRY-OUT/ZERO-DETEC (CO/ZD) output goes low when the count reaches zero if the CI/CE input is low, and remains low for one full clock period. When the SYNCHRONOUS PRESET-ENABLE (SPE) input is low, data at the JAM input is clocked into the counter on the next positive clock transition regardless of the state of the CI/CE input. When the ASYNCHRONOUS PRESET-ENABLE (APE) input...
