The IMSA110 consists of a configurable array of multiply-accumulators, three programmable length 1120 stage shift registers, a versatile post-processing unit and a microprocessor interface for configuration and control purposes.
The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
IMSA110
IMAGE AND SIGNAL PROCESSING SUB–SYSTEM
. . . . . . . . . . . . . . .
1-D/2-D SOFTWARE CONFIGURABLE CONVOLVER/FILTER ON-CHIP PROGRAMMABLE LINE DELAYS (0 — 1120 STAGES) 8-BIT DATA AND 8.5-BIT COEFFICIENT SLICE 21 MULTIPLY-AND-ACCUMULATE STAGES 1-D (21) OR 2-D (3 x 7) CONVOLUTION WINDOW ON-CHIP POST PROCESSOR FOR DATA TRANSFORMATION FULLY CASCADABLE IN WINDOW SIZE AND ACCURACY 20 MHZ DATA THROUGHPUT (420 MOPS) SIGNED/UNSIGNED DATA AND COEFFICIENTS MICROPROCESSOR INTERFACE HIGH SPEED CMOS IMPLEMENTATION TTL COMPATIBLE SINGLE +5V ± 10% SUPPLY POWER DISSIPATION < 2.0 WATTS 100 PIN CERAMIC PGA
PGA100 (Ceramic Grid Array Package)
. . . . . . . .
IMSA110 Datasheet
