Datasheet4U Logo Datasheet4U.com

M40SZ100W - NVRAM supervisor

General Description

The M40SZ100W NVRAM controller is a selfcontained device which converts a standard lowpower SRAM into a non-volatile memory.

A precision voltage reference and comparator monitors the VCC input for an out-of-tolerance condition.

Key Features

  • Convert low power SRAMs into NVRAMs.
  • 3 V operating voltage.
  • Precision power monitoring and power switching circuitry.
  • Automatic write-protection when VCC is out-of- tolerance.
  • Choice of supply voltage and power-fail deselect voltage:.
  • VCC = 2.7 to 3.6 V; 2.55 V  VPFD  2.70 V.
  • Reset output (RST) for power on reset.
  • 1.25 V reference (for PFI/PFO).
  • Less than 15 ns chip enable access propagation delay.
  • Battery low pin (BL).
  • RoHS compliant.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
M40SZ100 5V or 3V NVRAM SUPERVISOR FOR LPSRAM ST Microelectronics
M4001 VCSO MTRONPTI
M4001 0.7A Step-down DC-DC Power SoC iModule
M4002 VCSO MTRONPTI
M4003 VCSO MTRONPTI

Other Datasheets by STMicroelectronics

Part Number Description
M40SZ100Y NVRAM supervisor

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
M40SZ100W 3 V NVRAM supervisor for LPSRAM 16 1 SO16 Features  Convert low power SRAMs into NVRAMs  3 V operating voltage  Precision power monitoring and power switching circuitry  Automatic write-protection when VCC is out-of- tolerance  Choice of supply voltage and power-fail deselect voltage: – VCC = 2.7 to 3.6 V; 2.55 V  VPFD  2.70 V  Reset output (RST) for power on reset  1.25 V reference (for PFI/PFO)  Less than 15 ns chip enable access propagation delay  Battery low pin (BL)  RoHS compliant – Lead-free second level interconnect Datasheet - production data Description The M40SZ100W NVRAM controller is a selfcontained device which converts a standard lowpower SRAM into a non-volatile memory.