Datasheet4U Logo Datasheet4U.com

M48Z512AV - 4 Mbit (512 Kbit x 8) ZEROPOWER SRAM

This page provides the datasheet information for the M48Z512AV, a member of the M48Z512A 4 Mbit (512 Kbit x 8) ZEROPOWER SRAM family.

Datasheet Summary

Description

The M48Z512A/Y/V ZEROPOWER® RAM is a non-volatile, 4,194,304-bit static RAM organized as 524,288

Features

  • Integrated, ultra low power SRAM, power-fail control circuit, and battery.
  • Conventional SRAM operation; unlimited )WRITE cycles t(s.
  • 10 years of data retention in the absence of cpower du.
  • Automatic power-fail chip deselect and WRITE roprotection P.
  • Two WRITE protect voltages: te(VPFD = power-fail deselect voltage) le.
  • M48Z512A: VCC = 4.75 to 5.5 V; 4.5 V ≤ VPFD ≤ 4.75 V so.
  • M48Z512AY: VCC = 4.5 to 5.5 V; b4.2 V ≤ VPFD ≤ 4.5 V O.
  • M48Z512AV: VCC =.

📥 Download Datasheet

Datasheet preview – M48Z512AV

Datasheet Details

Part number M48Z512AV
Manufacturer STMicroelectronics
File Size 220.88 KB
Description 4 Mbit (512 Kbit x 8) ZEROPOWER SRAM
Datasheet download datasheet M48Z512AV Datasheet
Additional preview pages of the M48Z512AV datasheet.

📁 Similar Datasheet

  • M48Z512A - 4 Mbit (512 Kbit x 8) ZEROPOWER SRAM (ST Microelectronics)
  • M48Z512AY - 4 Mbit (512 Kbit x 8) ZEROPOWER SRAM (ST Microelectronics)
  • M48Z02 - 16 Kbit (2 Kb x 8) ZEROPOWER SRAM (ST Microelectronics)
  • M48Z08 - 64 Kbit (8 Kb x 8) ZEROPOWER SRAM (ST Microelectronics)
  • M48Z09 - CMOS 8K x 8 ZEROPOWER SRAM (ST Microelectronics)
  • M48Z12 - 16 Kbit (2 Kb x 8) ZEROPOWER SRAM (ST Microelectronics)
  • M48Z128 - 1 Mbit (128 Kbit x 8) ZEROPOWER SRAM (ST Microelectronics)
  • M48Z128V - 5.0V OR 3.3V / 1 Mbit (128 Kbit x 8) ZEROPOWER SRAM (ST Microelectronics)
  • M48Z128Y - 1 Mbit (128 Kbit x 8) ZEROPOWER SRAM (ST Microelectronics)
  • M48Z129V - 1 Mbit (128 Kb x 8) ZEROPOWER SRAM (ST Microelectronics)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
M48Z512A M48Z512AY, M48Z512AV 4 Mbit (512 Kbit x 8) ZEROPOWER® SRAM Not recommended for new design Features ■ Integrated, ultra low power SRAM, power-fail control circuit, and battery ■ Conventional SRAM operation; unlimited )WRITE cycles t(s■ 10 years of data retention in the absence of cpower du■ Automatic power-fail chip deselect and WRITE roprotection P■ Two WRITE protect voltages: te(VPFD = power-fail deselect voltage) le– M48Z512A: VCC = 4.75 to 5.5 V; 4.5 V ≤ VPFD ≤ 4.75 V so– M48Z512AY: VCC = 4.5 to 5.5 V; b4.2 V ≤ VPFD ≤ 4.5 V O– M48Z512AV: VCC = 3.0 to 3.6 V; -2.8 V ≤ VPFD ≤ 3.
Published: |