Datasheet4U Logo Datasheet4U.com

P40NF10 - STP40NF10

Description

This Power MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge.

It is therefore suitable as primary switch in advanced high-efficiency isolated DC-DC converters for Telecom and Computer application.

📥 Download Datasheet

Datasheet preview – P40NF10

Datasheet Details

Part number P40NF10
Manufacturer STMicroelectronics
File Size 476.66 KB
Description STP40NF10
Datasheet download datasheet P40NF10 Datasheet
Additional preview pages of the P40NF10 datasheet.

📁 Similar Datasheet

  • P40NF03L - N-CHANNEL Power MOSFET (ST Microelectronics)
  • P40 - Definite Purpose Magnetic Contactor (Tyco)
  • P400 - PASSIVATED ASSEMBLED CIRCUIT ELEMENTS (International Rectifier)
  • P4000EA - Thyristor Surge Suppressors (SOCAY)
  • P4000LA - Thyristors Solid Protection Device Bidirectional transient voltage suppressors (WPM)
  • P4000LA - Thyristor Surge Suppressors (SOCAY)
  • P4000LB - Thyristors Solid Protection Device Bidirectional transient voltage suppressors (WPM)
  • P4000LB - Over-voltage Protection Thyristor (LAN)
  • P4000LB - Thyristor Surge Suppressors (SOCAY)
  • P4000MC - Thyristors Solid Protection Device Bidirectional transient voltage suppressors (WPM)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
www.DataSheet.co.kr N-CHANNEL 100V - 0.024Ω - 50A TO-220/D2PAK/I2PAK LOW GATE CHARGE STripFET™ II POWER MOSFET TYPE STP40NF10 STB40NF10 www.DataSheet4U.com STB40NF10-1 s s s s STP40NF10 STB40NF10 - STB40NF10-1 VDSS 100 V 100 V 100 V RDS(on) < 0.028 Ω < 0.028 Ω < 0.028 Ω ID 50 A 50 A 50 A 3 3 1 2 s TYPICAL RDS(on) = 0.024Ω EXCEPTIONAL dv/dt CAPABILITY 100% AVALANCHE TESTED APPLICATION ORIENTED CHARACTERIZATION ADD SUFFIX “T4” FOR ORDERING IN TAPE & REEL 1 D2PAK TO-220 3 12 I2PAK INTERNAL SCHEMATIC DIAGRAM DESCRIPTION This Power MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge.
Published: |