Datasheet4U Logo Datasheet4U.com

ST10F276Z5 - 16-bit MCU

Description

.

.

.

17 3 Functional description

.

.

.

Features

  • Highly performance 16-bit CPU with DSP functions.
  • 31.25 ns instruction cycle time at 64 MHz max. CPU clock '?$ LQFP144 20 x 20 x 1.4mm.
  • Multiply/accumulate unit (MAC) 16 x 16-bit multiplication, 40-bit accumulator.
  • Enhanced boolean bit manipulations.
  • Single-cycle context switching support.
  • On-chip memories.
  • 512 Kbyte Flash memory (32-bit fetch).
  • 320 Kbyte extension Flash memory (16-bit fetch).
  • Single voltage.

📥 Download Datasheet

Datasheet preview – ST10F276Z5

📁 Similar Datasheet

  • ST10F276 - (ST10F273 / ST10F276) 16-bit MCU with MAC unit / up to 832 Kbytes Flash memory and up to 68 Kbytes RAM (ST Microelectronics)
  • ST10F273 - (ST10F273 / ST10F276) 16-bit MCU with MAC unit / up to 832 Kbytes Flash memory and up to 68 Kbytes RAM (ST Microelectronics)
  • ST10F268 - 16-BIT MCU (ST Microelectronics)
  • ST10F269 - 16-BIT MCU (ST Microelectronics)
  • ST10F280 - 16-BIT MCU (ST Microelectronics)
  • ST10F163 - 16-BIT MCU (ST Microelectronics)
  • ST10F166 - 16-BIT MCU (ST Microelectronics)
  • ST10F167 - 16-BIT MCU (ST Microelectronics)
  • ST10F168 - 16-BIT MCU WITH 256K BYTE FLASH MEMORY AND 8K BYTE RAM (ST Microelectronics)
  • ST10-125T1MI - Wet Tantalum Capacitors (Vishay)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
ST10F276Z5 16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM Datasheet - production data Features • Highly performance 16-bit CPU with DSP functions – 31.25 ns instruction cycle time at 64 MHz max. CPU clock '?$ LQFP144 20 x 20 x 1.4mm – Multiply/accumulate unit (MAC) 16 x 16-bit multiplication, 40-bit accumulator – Enhanced boolean bit manipulations – Single-cycle context switching support • On-chip memories – 512 Kbyte Flash memory (32-bit fetch) – 320 Kbyte extension Flash memory (16-bit fetch) – Single voltage Flash memories with erase/program controller and 100 K erasing/programming cycles.
Published: |