Download STB40NS15 Datasheet PDF
STB40NS15 page 2
Page 2
STB40NS15 page 3
Page 3

STB40NS15 Description

This Power MOSFET is designed using the pany’s consolidated strip layout-based MESH OVERLAY™ process. This technology matches and improves the performances pared with standard parts from various sources. Internal schematic diagram Table.

STB40NS15 Key Features

  • Exceptional dv/dt capability Gate charge minimized Very low intrinsic capacitances