Datasheet4U Logo Datasheet4U.com

STM32F100RC - 32-bit MCU

Datasheet Summary

Features

  • Core: ARM® 32-bit Cortex®-M3 CPU.
  • 24 MHz maximum frequency, 1.25 DMIPS /MHz (Dhrystone 2.1) performance.
  • Single-cycle multiplication and hardware division.
  • Memories.
  • 256 to 512 Kbytes of Flash memory.
  • 24 to 32 Kbytes of SRAM.
  • Flexible static memory controller with 4 Chip Selects. Supports SRAM, PSRAM and NOR memories.
  • LCD parallel interface, 8080/6800 modes.
  • Clock, reset and supply management.
  • 2.0 to 3.6 V.

📥 Download Datasheet

Datasheet preview – STM32F100RC

📁 Similar Datasheet

  • STM32F103ZE - ARM-CM3 Board User Manual (EMBEST)
  • STM301N - N-Channel MOSFET (SamHop Microelectronics)
  • STM-1116 - 800 - 1000 MHz High Linearity Active Transmit Mixer (ETC)
  • STM-2016 - 1800 - 2200 MHz High Linearity Silicon Germanium Active Transmit Mixer (Stanford Microdevices)
  • STM-3116 - High Linearity Active Transmit Mixer (Sirenza Microdevices)
  • STM-S3 - STRATUM 3 SIMPLIFIED CONTROL TIMING MODULES (Connor-Winfield)
  • STM-S3E - Stratum 3E Timing Module (Connor-Winfield)
  • STM025QVT-001 - LCD Module (Space Display)
  • STM1001 - Reset Circuit (ST Microelectronics)
  • STM101N - N-Channel MOSFET (SamHop Microelectronics)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
STM32F100xC STM32F100xD STM32F100xE High-density value line, advanced ARM®-based 32-bit MCU with 256 to 512 KB Flash, 16 timers, ADC, DAC & 11 comm interfaces Datasheet −production data Features • Core: ARM® 32-bit Cortex®-M3 CPU – 24 MHz maximum frequency, 1.25 DMIPS /MHz (Dhrystone 2.1) performance – Single-cycle multiplication and hardware division • Memories – 256 to 512 Kbytes of Flash memory – 24 to 32 Kbytes of SRAM – Flexible static memory controller with 4 Chip Selects. Supports SRAM, PSRAM and NOR memories – LCD parallel interface, 8080/6800 modes • Clock, reset and supply management – 2.0 to 3.
Published: |