Datasheet4U Logo Datasheet4U.com

STM32F103TB - ARM-based 32-bit MCU

Download the STM32F103TB datasheet PDF. This datasheet also covers the STM32F103x6 variant, as both devices belong to the same arm-based 32-bit mcu family and are provided as variant models within a single manufacturer datasheet.

Description

.

.

.

.

.

.

.

Features

  • Includes ST state-of-the-art patented technology.
  • Arm® 32-bit Cortex®-M3 CPU core.
  • 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access.
  • Single-cycle multiplication and hardware division.
  • Memories.
  • 64 or 128 Kbytes of Flash memory.
  • 20 Kbytes of SRAM.
  • Clock, reset and supply management.
  • 2.0 to 3.6 V.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (STM32F103x6_STMicroelectronics.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
STM32F103ZE ARM-CM3 Board User Manual EMBEST
STM301N N-Channel MOSFET SamHop Microelectronics
STM-1116 800 - 1000 MHz High Linearity Active Transmit Mixer ETC
STM-2016 1800 - 2200 MHz High Linearity Silicon Germanium Active Transmit Mixer Stanford Microdevices
STM-3116 High Linearity Active Transmit Mixer Sirenza Microdevices

Other Datasheets by STMicroelectronics

Part Number Description
STM32F103T4 ARM-based 32-bit MCU
STM32F103T6 ARM-based 32-bit MCU
STM32F103T8 ARM-based 32-bit MCU
STM32F103 ARM-based 32-bit MCU
STM32F103C4 ARM-based 32-bit MCU

Full PDF Text Transcription

Click to expand full text
STM32F103x8 STM32F103xB Medium-density performance line Arm®-based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 com. interfaces Datasheet - production data Features Includes ST state-of-the-art patented technology • Arm® 32-bit Cortex®-M3 CPU core – 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access – Single-cycle multiplication and hardware division • Memories – 64 or 128 Kbytes of Flash memory – 20 Kbytes of SRAM • Clock, reset and supply management – 2.0 to 3.
Published: |