Datasheet4U Logo Datasheet4U.com

UPSD3433 - Fast Turbo 8032 MCU

Download the UPSD3433 datasheet PDF. This datasheet also covers the UPSD3422 variant, as both devices belong to the same fast turbo 8032 mcu family and are provided as variant models within a single manufacturer datasheet.

General Description

.

.

.

.

.

.

.

.

.

Key Features

  • Fast 8-bit Turbo 8032 MCU, 40 MHz.
  • Advanced core, 4-clocks per instruction.
  • 10 MIPs peak performance at 40 MHz (5 V) ).
  • JTAG debug and in-system programming t(s.
  • 16-bit internal instruction path fetches c double-byte instruction in a single memory u cycle rod.
  • Branch cache & 4 instruction prefetch P t(s) queue.
  • Dual XDATA pointers with automatic te c increment and decrement le du.
  • Compatible with 3rd party 8051 tools so ro.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (UPSD3422_STMicroelectronics.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
UPS1040E3 LOW VF Schottky BARRIER RECTIFIER Microsemi Corporation
UPS120 1 Amp Schottky Rectifier Micro Commercial Components
UPS120 SCHOTTKY BARRIER RECTIFIER Microsemi Corporation
UPS120E 1 Amp Schottky Rectifier Micro Commercial Components
UPS120E SCHOTTKY BARRIER RECTIFIER Microsemi Corporation

Other Datasheets by STMicroelectronics

Part Number Description
UPSD3433E Fast Turbo 8032 MCU
UPSD3433EV Fast Turbo 8032 MCU
UPSD3434 Fast Turbo 8032 MCU
UPSD3434E Fast Turbo 8032 MCU
UPSD3434EV Fast Turbo 8032 MCU

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
UPSD3422 UPSD3433 UPSD3434 UPSD3454 Turbo Plus series Fast Turbo 8032 MCU with USB and programmable logic Features ■ Fast 8-bit Turbo 8032 MCU, 40 MHz – Advanced core, 4-clocks per instruction – 10 MIPs peak performance at 40 MHz (5 V) ) – JTAG debug and in-system programming t(s – 16-bit internal instruction path fetches c double-byte instruction in a single memory u cycle rod – Branch cache & 4 instruction prefetch P t(s) queue – Dual XDATA pointers with automatic te c increment and decrement le du – Compatible with 3rd party 8051 tools so ro ■ Dual Flash memories with memory b P management - O te – Place either memory into 8032 program ) le address space or data address space t(s o – READ-while-WRITE operation for ins application programming and EEPROM c b emulation du O – Single vo