SA2030 Overview
The SA2030 is designed to interface PCM-30 routes with switching systems. The device synchronises with the frame-format of the ining data, and outputs this data in accordance with the bit and frame timing of the terminating equipment. The circuit is designed to tolerate delay, drift, wander and jitter of the ining data and clock, and thus simplifies the design of data- and clock-recovery hardware.