Datasheet4U Logo Datasheet4U.com

KM644002A - 1M X 4 Bit (with Oe)high-speed CMOS Static RAM

General Description

The KM644002A is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits.

The KM644002A uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle.

Key Features

  • Fast Access Time 15,17,20ns(Max. ).
  • Low Power Dissipation Standby (TTL) : 50mA(Max. ) (CMOS) : 10mA(Max. ) Operating KM644002A - 15 : 150mA(Max. ) KM644002A - 17 : 145mA(Max. ) KM644002A - 20 : 140mA(Max. ).
  • Single 5.0V±10% Power Supply.
  • TTL Compatible Inputs and Outputs.
  • I/O Compatible with 3.3V Device.
  • Fully Static Operation - No Clock or Refresh required.
  • Three State Outputs.
  • Center Power/Ground Pin Configuration.
  • Sta.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
KM644002 1M X 4 Bit (with Oe) high-speed CMOS Static RAM Samsung
KM644002L 1M X 4 Bit (with Oe) high-speed CMOS Static RAM Samsung
KM6161000B 64K X 16-Bit Low Power CMOS Static RAM Samsung Electronics
KM6161002A CMOS SRAM Samsung
KM6161002B CMOS SRAM Samsung

Other Datasheets by Samsung Semiconductor

Part Number Description
KM644002B 1M X 4 Bit (with Oe)high Speed CMOS Static RAM
KM644002C 1M X 4 Bit (with Oe)high Speed CMOS Static RAM
KM641001A CMOS SRAM
KM641001B CMOS SRAM
KM641001BL CMOS SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
( DataSheet : www.DataSheet4U.com ) PRELIMINARY KM644002A, KM644002AE, KM644002AI Document Title 1MKx4 Bit (with OE) High Speed Static RAM(5V Operating), Revolutionary Pin out. Operated at Commercial Temperature Range. CMOS SRAM Revision History Rev No. Rev. 0.0 Rev. 0.5 History Initial release with Design Target. Release to Preliminary Data Sheet. 0.1. Replace Design Target to Preliminary. 0.2. Delete 12ns part but add 17ns part. 0.3. Relax D.C and A.C parameters and insert new parameter(Icc1) with the test condition. 0.3.1. Insert Icc1 parameter with the test condition as address is increased with binary count. 0.3.2. Relax D.C and A.C parameters. Previous spec. Relaxed spec.