Datasheet4U Logo Datasheet4U.com

M965G0115MP0 - 1M X 64 Sgram Sodimm Based on 1M X 32 / 2K Refresh

Description

The Samsung M965(6)G0115MP(Q)0 is a 1M bit x 64 Synchronous Graphic RAM high density memory module.

The Samsung M965(6)G0115MP(Q)0 consists of two CMOS 1M x 32 bit Synchronous Graphic RAMs in 100pin QFP packages www.DataSheet4U.com mounted on a 144pin glass-epoxy substrate.

Features

  • Mode) Refresh Current ICC3P ICC3PS ICC3N ICC3NS mA ICC4 mA 2 ICC5 400 360 320 300 4 460 400 340 300 300 Note : 1. Unless otherwise notes, Input level is CMOS(VIH/VIL=VDDQ/VSSQ) in LVTTL. 2. Measured with outputs open. Address are changed only one time during tcc(min). 3. Refresh period is 32ms. Address are changed only one time during tcc(min). SGRAM MODULE Parameter AC input levels Input timing measurement reference.

📥 Download Datasheet

Datasheet preview – M965G0115MP0

Datasheet Details

Part number M965G0115MP0
Manufacturer Samsung Semiconductor
File Size 157.30 KB
Description 1M X 64 Sgram Sodimm Based on 1M X 32 / 2K Refresh
Datasheet download datasheet M965G0115MP0 Datasheet
Additional preview pages of the M965G0115MP0 datasheet.

📁 Similar Datasheet

  • M965G0115MP0 - 1M X 64 Sgram Sodimm Based on 1M X 32 ( 2K Refresh)
Other Datasheets by Samsung Semiconductor

    Full PDF Text Transcription

    Click to expand full text
    SGRAM MODULE M965G0115MP(Q)0 / M966G0115MP(Q)0 M965G0115MP(Q)0 / M966G0115MP(Q)0 SGRAM SODIMM 1Mx64 SGRAM SODIMM based on 1Mx32, 2K Refresh, 3.3V Synchronous Graphic RAMs GENERAL DESCRIPTION The Samsung M965(6)G0115MP(Q)0 is a 1M bit x 64 Synchronous Graphic RAM high density memory module. The Samsung M965(6)G0115MP(Q)0 consists of two CMOS 1M x 32 bit Synchronous Graphic RAMs in 100pin QFP packages www.DataSheet4U.com mounted on a 144pin glass-epoxy substrate. Five 0.1uF decoupling capacitors are mounted on the printed circuit board for each Synchronous GRAM. The M965(6)G0115MP(Q)0 is a Small Outline Dual In-line Memory Module and is intended for mounting into 144-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock.
    Published: |