Datasheet4U Logo Datasheet4U.com

K4M641633K - 1M x 16Bit x 4 Banks Mobile SDRAM

Datasheet Summary

Description

The K4M641633K is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits, fabricated with SAMSUNG’s high performance CMOS technology.

Features

  • 3.0V & 3.3V power supply.
  • LVCMOS compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave).
  • EMRS cycle with address key programs.
  • All inputs are sampled at the positive going edge of the system clock.
  • Burst read single-bit write operation.
  • Special Function Support. -. PASR.

📥 Download Datasheet

Datasheet preview – K4M641633K

Datasheet Details

Part number K4M641633K
Manufacturer Samsung semiconductor
File Size 139.68 KB
Description 1M x 16Bit x 4 Banks Mobile SDRAM
Datasheet download datasheet K4M641633K Datasheet
Additional preview pages of the K4M641633K datasheet.

📁 Similar Datasheet

  • K4M281633F - 2M x 16Bit x 4 Banks Mobile SDRAM (Samsung)
  • K4M281633F-C - 2M x 16Bit x 4 Banks Mobile SDRAM (Samsung)
  • K4M281633F-F1L - 2M x 16Bit x 4 Banks Mobile SDRAM (Samsung)
  • K4M281633F-G - 2M x 16Bit x 4 Banks Mobile SDRAM (Samsung)
  • K4M281633F-L - 2M x 16Bit x 4 Banks Mobile SDRAM (Samsung)
  • K4M281633F-N - 2M x 16Bit x 4 Banks Mobile SDRAM (Samsung)
  • K4M281633F-RE - 2M x 16Bit x 4 Banks Mobile SDRAM (Samsung)
  • K4M28163PF - 2M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA (Samsung)
  • K4M28163PF-F75 - 2M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA (Samsung)
  • K4M28163PF-R - 2M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA (Samsung)
Other Datasheets by Samsung semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com K4M641633K - R(B)N/G/L/F 1M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA FEATURES • 3.0V & 3.3V power supply. • LVCMOS compatible with multiplexed address. • Four banks operation. • MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave). • EMRS cycle with address key programs. • All inputs are sampled at the positive going edge of the system clock. • Burst read single-bit write operation. • Special Function Support. -. PASR (Partial Array Self Refresh). -. Internal TCSR (Temperature Compensated Self Refresh) -. DS (Driver Strength) • DQM for masking. • Auto refresh. • • • • 64ms refresh period (4K cycle). Commercial Temperature Operation (-25°C ~ 70°C).
Published: |