Datasheet4U Logo Datasheet4U.com

K4S561633F - 4M x 16Bit x 4 Banks Mobile SDRAM in 54BOC

General Description

The K4S561633F is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,196,304 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology.

Key Features

  • 3.0V & 3.3V power supply.
  • LVCMOS compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave).
  • EMRS cycle with address key programs.
  • All inputs are sampled at the positive going edge of the system clock.
  • Burst read single-bit write operation.
  • Special Function Support. -. PASR.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
K4S561632C 256Mbit SDRAM Samsung
K4S561632E-UC60 SDRAM 256Mb E-die Samsung
K4S561632E-UC75 SDRAM 256Mb E-die Samsung
K4S561632H 256Mb H-Die SDRAM Samsung Electronics
K4S560432E-UC75 SDRAM 256Mb E-die Samsung

Other Datasheets by Samsung Semiconductor

Part Number Description
K4S561633F-C 4M x 16Bit x 4 Banks Mobile SDRAM in 54BOC
K4S561633F-E 4M x 16Bit x 4 Banks Mobile SDRAM in 54BOC
K4S561633F-F1H 4M x 16Bit x 4 Banks Mobile SDRAM in 54BOC
K4S561633F-F1L 4M x 16Bit x 4 Banks Mobile SDRAM in 54BOC
K4S561633F-F75 4M x 16Bit x 4 Banks Mobile SDRAM in 54BOC

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
K4S561633F - X(Z)E/N/G/C/L/F 4M x 16Bit x 4 Banks Mobile SDRAM in 54BOC FEATURES • 3.0V & 3.3V power supply. • LVCMOS compatible with multiplexed address. • Four banks operation. • MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave). • EMRS cycle with address key programs. • All inputs are sampled at the positive going edge of the system clock • Burst read single-bit write operation. • Special Function Support. -. PASR (Partial Array Self Refresh). -. Internal TCSR (Temperature Compensated Self Refresh) • DQM for masking. • Auto refresh. • • • • 64ms refresh period (8K cycle). Commercial Temperature Operation (-25°C ~ 70°C). Extended Temperature Operation (-25°C ~ 85°C). 54Balls BOC with 0.