K4S64323LH-FF Datasheet PDF (512K x 32Bit x 4 Banks Mobile SDRAM) | Download Samsung semiconductor K4S64323LH-FF

K4S64323LH-FF - 512K x 32Bit x 4 Banks Mobile SDRAM

This page provides the datasheet information for the K4S64323LH-FF, a member of the K4S64323LH-FN60 512K x 32Bit x 4 Banks Mobile SDRAM family.

Description

The K4S64323LH is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 524,288 words by 32 bits, fabricated with SAMSUNG’s high performance CMOS technology.

Features

2.5V power supply.
LVCMOS compatible with multiplexed address.
Four banks operation.
MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave).
EMRS cycle with address key programs.
All inputs are sampled at the positive going edge of the system clock.
Burst read single-bit write operation.
Special Function Support. -. PASR (Parti.

Datasheet Details

Part number	K4S64323LH-FF
Manufacturer	Samsung Semiconductor
File Size	181.37 KB
Description	512K x 32Bit x 4 Banks Mobile SDRAM
Datasheet	K4S64323LH-FF Datasheet
Additional preview pages of the K4S64323LH-FF datasheet.

📁 Similar Datasheet

K4S643232H-TC-L50 - 64Mb H-die (x32) SDRAM (Samsung)

K4S643232H-TC-L55 - 64Mb H-die (x32) SDRAM (Samsung)

K4S643232H-TC-L60 - 64Mb H-die (x32) SDRAM (Samsung)

K4S643232H-TC-L70 - 64Mb H-die (x32) SDRAM (Samsung)

K4S643232H-UC-L50 - 2M x 32 SDRAM (Samsung)

K4S643232H-UC-L55 - 2M x 32 SDRAM (Samsung)

K4S643232H-UC-L60 - 2M x 32 SDRAM (Samsung)

K4S643232H-UC-L70 - 2M x 32 SDRAM (Samsung)

K4S640832N - 64Mb N-die SDRAM (Samsung)

K4S641632H - 64Mb H-die SDRAM (Samsung Electronics)

Full PDF Text Transcription

Click to expand full text

K4S64323LH - F(H)E/N/G/C/L/F 512K x 32Bit x 4 Banks Mobile SDRAM in 90FBGA FEATURES • 2.5V power supply. • LVCMOS compatible with multiplexed address. • Four banks operation. • MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave). • EMRS cycle with address key programs. • All inputs are sampled at the positive going edge of the system clock. • Burst read single-bit write operation. • Special Function Support. -. PASR (Partial Array Self Refresh). -. Internal TCSR (Temperature Compensated Self Refresh) • DQM for masking. • Auto refresh. • • • • 64ms refresh period (4K cycle). Commercial Temperature Operation (-25°C ~ 70°C). Extended Temperature Operation (-25°C ~ 85°C). 90Balls FBGA with 0.

Published: Jan 20, 2010 |