Datasheet4U Logo Datasheet4U.com

KM48L16031BT - 128Mb DDR SDRAM

This page provides the datasheet information for the KM48L16031BT, a member of the KM44L32031BT 128Mb DDR SDRAM family.

📥 Download Datasheet

Datasheet preview – KM48L16031BT

Datasheet Details

Part number KM48L16031BT
Manufacturer Samsung semiconductor
File Size 747.99 KB
Description 128Mb DDR SDRAM
Datasheet download datasheet KM48L16031BT Datasheet
Additional preview pages of the KM48L16031BT datasheet.

📁 Similar Datasheet

  • KM48C512 - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512A - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512AL - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512ALL - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512B - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512D - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512L - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512SL - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C514B - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C514D - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
Other Datasheets by Samsung semiconductor
  • KM48C2000B - 2M x 8Bit CMOS Dynamic RAM with Fast Page Mode
  • KM48C2100B - 2M x 8Bit CMOS Dynamic RAM with Fast Page Mode
  • KM48C8004B - 8M x 8bit CMOS Dynamic RAM with Extended Data Out
  • KM48C8104B - 8M x 8bit CMOS Dynamic RAM with Extended Data Out
  • KM48S16030 - 4M x 8Bit x 4 Banks Synchronous DRAM
  • KM48S16030A - 128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL
  • KM48S16030B - 128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL
  • KM48S8030C - 2M x 8Bit x 4 Banks Synchronous DRAM

Full PDF Text Transcription

Click to expand full text
128Mb DDR SDRAM Target DDR SDRAM Specification Version 0.61 - 1 of 63 - REV. 0.61 August 9. '99 128Mb DDR SDRAM Target Revision History Version 0 (May, 1998) - First version for internal review Version 0.1(June, 1998) - Added x4 organization Version 0.2(Sep,1998) 1. Added "Issue prcharge command for all banks of the device" as the fourth step of power-up squence. 2. In power down mode timing diagram, NOP condition is added to precharge power down exit. Version 0.3(Dec,1998) - Added QFC Function. - Added DC current value - Reduce I/O capacitance values Version 0.4(Feb,1999) -Added DDR SDRAM history for reference(refer to the following page) -Added low power version DC spec Version 0.
Published: |