Datasheet4U Logo Datasheet4U.com

KM681000C - 128K x8 bit Low Power CMOS Static RAM

Datasheet Summary

Description

The KM681000C families are fabricated by SAMSUNG′s advanced CMOS process technology.

The families support various operating temperature ranges and have various package types for user flexibility of system design.

Features

  • Process Technology: TFT.
  • Organization: 128K x8.
  • Power Supply Voltage: 4.5~5.5V.
  • Low Data Retention Voltage: 2V(Min).
  • Three state output and TTL Compatible.
  • Package Type: 32-DIP-600, 32-SOP-525, 32-TSOP1-0820F/R CMOS SRAM.

📥 Download Datasheet

Datasheet preview – KM681000C

Datasheet Details

Part number KM681000C
Manufacturer Samsung semiconductor
File Size 172.18 KB
Description 128K x8 bit Low Power CMOS Static RAM
Datasheet download datasheet KM681000C Datasheet
Additional preview pages of the KM681000C datasheet.

📁 Similar Datasheet

  • KM681000B - 128K x 8-bit Low Power CMOS Static RAM (Samsung)
  • KM6816 - 2K x 8-Bit CMOS STATIC RAM (Samsung)
  • KM684000 - 524288 WORD x 8 BIT HIGH SPEED CMOS STATIC RAM (Samsung)
  • KM684000B - 512Kx8 bit Low Power CMOS Static RAM (Samsung)
  • KM684000C - 512Kx8 bit Low Power CMOS Static RAM (Samsung)
  • KM684000L - 512Kx8 BIT HIGH HIGH SPEED CMOS STATIC RAM (Samsung)
  • KM684002 - 512Kx8 Bit High Speed Static RAM(5V Operating) / Revolutionary Pin out (Samsung)
  • KM684002A - 512Kx8 Bit High Speed Static RAM (Samsung)
  • KM684002AE - 512Kx8 Bit High Speed Static RAM (Samsung)
  • KM684002AI - 512Kx8 Bit High Speed Static RAM (Samsung)
Other Datasheets by Samsung semiconductor
  • KM681000E - 128Kx8 bit Low Power CMOS Static RAM
  • KM681001A - 128K x 8 Bit High-Speed CMOS Static RAM
  • KM681001A - 128K x 8 Bit High-Speed CMOS Static RAM
  • KM681001B - 128K x 8 Bit High-Speed CMOS Static RAM
  • KM681002A - 128Kx8 High Speed Static RAM
  • KM681002AI - 128Kx8 High Speed Static RAM
  • KM681002B - 128Kx8 Bit High Speed Static RAM
  • KM681002BI - 128Kx8 Bit High Speed Static RAM

Full PDF Text Transcription

Click to expand full text
PRELIMINARY KM681000C Family Document Title 128K x8 bit Low Power CMOS Static RAM CMOS SRAM Revision History Revision No. 0.0 0.1 History Initial draft First revision - Seperate read and write at ICC, ICC1 ICC = ICC1 → Read : 15mA, Write : 35mA Finalized - Add 70ns speed bin for commercial product and 85ns speed bin for industrial. Revised - Improved operating current Add typical value. ICC Read : 15mA → 10mA(Remove write current) ICC2 : 90mA → 60mA - Speed bin change Remove 45ns from commercial part Remove 55ns and 100ns from industrial part. Draft Date November 22, 1995 April 15, 1996 Remark Design target Preliminary www.DataSheet4U.com 1.0 September 5, 1996 Final 2.0 November 5, 1997 Final The attached data sheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO.
Published: |