Datasheet4U Logo Datasheet4U.com

KS88C2432 - 8-bit single-chip CMOS microcontrollers

General Description

Table 1-1.

P0.7 Pin Type I/O Pin Description I/O port with bit programmable pins; Schmitt trigger input or output mode selected by software; software assignable pull-up.

P0.7 can be used as inputs for external interrupts INT0

Key Features

  • are:.
  • Efficient register-oriented architecture.
  • Selectable CPU clock sources.
  • Idle and Stop power-down mode release by interrupt.
  • Built-in basic timer with watchdog function A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of four CPU clocks) can be assigned to specific interrupt levels. KS88C2416/P2416/C2432/P2432.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
KS88C3208 8-Bit CMOS Microcontroller Samsung Electronics
KS88C3216 8-Bit CMOS Microcontroller Samsung Electronics
KS8805B Universal Programmable PLL Samsung Electronics
KS883C02 SCHOTTKY BARRIER DIODE Fuji Electric
KS8852HLE Two-Port 10/100 Mb/s Ethernet Switch Micrel Semiconductor

Other Datasheets by Samsung Semiconductor

Part Number Description
KS88C2416 8-bit single-chip CMOS microcontrollers
KS88C2064 8-bit single-chip CMOS microcontrollers
KS88C2148 8-bit single-chip CMOS microcontrollers
KS88C01004 (KS88C01004 - KS88C01116) KS88 series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU
KS88C01008 (KS88C01004 - KS88C01116) KS88 series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
KS88C2416/P2416/C2432/P2432 PRODUCT OVERVIEW 1 PRODUCT OVERVIEW KS88-SERIES MICROCONTROLLERS Samsung's KS88 series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. Among the major CPU features are: — Efficient register-oriented architecture — Selectable CPU clock sources — Idle and Stop power-down mode release by interrupt — Built-in basic timer with watchdog function A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of four CPU clocks) can be assigned to specific interrupt levels.